• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A dielectric structure and method for making a dielectric structure for dual-damascene applications over a substrate are provided. The method includes forming a barrier layer over the substrate, forming an inorganic dielectric layer over the barrier layer, and forming a low dielectric constant layer over the inorganic dielectric layer. In this preferred example, the method also includes forming a trench in the low dielectric constant layer using a first etch chemistry, and forming a via in the inorganic dielectric layer using a second etch chemistry, such that the via is within the trench. In another specific example, the inorganic dielectric layer can be an un-doped TEOS oxide or a fluorine doped oxide, and the low dielectric constant layer can be a carbon doped oxide (C-oxide) or other low K dielectrics.
    公开号:US20010009803A1
    申请号:US09/785,999
    申请日:2001-02-16
    公开日:2001-07-26
    发明作者:Jay Uglow；Nicolas Bright；Dave Hemker；Kenneth MacWilliams；Jeffrey Benzing；Timothy Archer
    申请人:Uglow Jay E.；Bright Nicolas J.；Hemker Dave J.；Macwilliams Kenneth P.；Benzing Jeffrey C.；Archer Timothy M.；
    IPC主号:H01L21-76835
    专利说明:
    [0001] 1. Field of the Invention [0001]
    [0002] This invention relates generally to dielectric structures, and more particularly to dielectric structures for dual-damascene applications. [0002]
    [0003] 2. Description of the Related Art [0003]
    [0004] Semiconductor devices are made from multi-layer structures that are fabricated on semiconductor wafers. Of great importance to the multi-layer structures is the dielectric materials used in between metallization interconnect lines. In dual-damascene applications, the metallization interconnect lines are defined in trenches that are etched into dielectric layers. Typically, the interconnect metallization is a copper (Cu) material, and the conductive vias are also integrally formed of Cu. As is known to those skilled in the art, there are three general techniques for fabricating metallization interconnect lines and conductive vias. The techniques include: (i) a via first fabrication; (ii) self-aligned fabrication; and (iii) trench first fabrication. [0004]
    [0005] As the demand for faster device speeds continue to increase, fabrication and design engineers have been implementing lower dielectric constant materials. Typically, the speed of an interconnect structure is characterized in terms of RC (resistance/capacitance) delays. Lower dielectric constant materials help in reducing inter-metal capacitance, and therefore, results in reduced delays and faster devices. [0005]
    [0006] The move toward lower dielectric materials has included the use of both organic as well as inorganic materials. One type of lower dielectric material includes a carbon doped silicon dioxide (C-oxide). C-oxide typically has a dielectric constant of about 3.0 or lower, compared to dielectric constants of about 4.1 for silicon dioxides (e.g., un-doped TEOS). Although lower dielectric constants are achieved using C-oxide, this type of inorganic material poses etching difficulties. These difficulties are primarily due to the fact that C-oxide is partially organic (i.e., due to the carbon) and partially inorganic (i.e., silicon dioxide). Also, etch chemistries are generally optimized for inorganic only or organic only films. [0006]
    [0007] To further describe these difficulties, reference is now made to FIG. 1. As shown, a dielectric [0007] 10 is shown having a copper trench line 12 with a liner barrier 14. A barrier layer 16 a is used to prevent copper from diffusing into the dielectric 10. A first oxide layer 18 a is deposited over the barrier layer 16 a, and a trench stopping layer 16 b is deposited over the first oxide layer 18 a. A second oxide layer 18 b is then deposited over the trench stopping layer 16 b. In cases where the first and second oxide layers 18 a and 18 b are un-doped TEOS oxide or fluorine doped oxides, there are well developed etching techniques that provide excellent selectivities to the layers 16 a and 16 b. For example, such selectivities are in the range of about 20:1, which therefore enable the thicknesses of the layers 16 a and 16 b to be kept at a minimum. This is important because layers 16, which are typically made of silicon nitride (SiN) or silicon carbide (SiC) have dielectric constant levels as high as about 9. Selectivities in the 20:1 range therefore prevent the barrier layer 16 a from being prematurely removed when relatively thin layers are formed.
    [0008] On the other hand, when lower dielectrics such as C-oxide are implemented for oxide layers [0008] 18 a and 18 b, the selectivity to the barrier layers 16 is reduced to ranges nearing about 5:1. This reduction in selectivity therefore causes the barrier layer 16 a to be removed at location 30, thereby exposing the underlying copper line 12 to oxygen. When this happens, increased oxidation of the exposed copper will occur (during ashing operations and the like), which therefore generates higher resistive contacts through via holes 20. Even though the barrier layer 16 a will be removed prior to sputtering with a liner barrier, the premature exposure does increase the degree of oxidation. In addition, once the copper is exposed, an amount of copper can be etched and possibly caused to be deposited into the dielectric walls of the via holes 20. Obviously, if copper material were to be deposited into the inter-metal dielectric, a device may fail to optimally perform in accordance with desired performance specifications.
    [0009] In view of the foregoing, there is a need for low K dielectric materials for use in dual-damascene applications that etch well and retain high selectivity to copper barrier layer materials. [0009] SUMMARY OF THE INVENTION
    [0010] Broadly speaking, the present invention fills these needs by providing inter-metal dielectric structures having improved performance in dual-damascene applications. It should be appreciated that the present invention can be implemented in numerous ways, including as a process, an apparatus, a system, a device, or a method. Several inventive embodiments of the present invention are described below. [0010]
    [0011] In one embodiment, a method for making a dielectric structure for dual-damascene applications over a substrate is disclosed. The method includes forming a barrier layer over the substrate, forming an inorganic dielectric layer over the barrier layer, and forming a low dielectric constant layer over the inorganic dielectric layer. In this preferred embodiment, the method also includes forming a trench in the low dielectric constant layer using a first etch chemistry, and forming a via in the inorganic dielectric layer using a second etch chemistry, wherein the via is within the trench. In one specific example, the inorganic dielectric layer can be an un-doped PECVD TEOS oxide or a fluorine doped oxide, and the low dielectric constant layer can be a carbon doped oxide or other low K dielectric materials. [0011]
    [0012] In another embodiment, a method for making a multi-layer inter-metal dielectric over a substrate is disclosed. The method includes: (a) forming a barrier layer over the substrate; (b) forming a silicon dioxide layer over the barrier layer; (c) forming a low K dielectric layer over the silicon dioxide layer; (d) forming a trench through the low K dielectric layer; and (e) forming a via in the trench extending to the barrier layer. The forming of the trench is performed using a first etch chemistry and the forming of the via is performed using a second chemistry that is highly selective to the barrier layer and optimized to etch through the silicon dioxide layer. [0012]
    [0013] In yet a further embodiment, a method of making a dielectric layer for use in dual-damascene applications is disclosed. The method includes providing a substrate, depositing a barrier layer over the substrate, and depositing a dopant varying oxide layer over the barrier layer. The depositing of the dopant varying oxide layer includes: (a) depositing in a chemical vapor deposition chamber an initial amount of un-doped oxide over the barrier layer; and (b) introducing an increasing amount of carbon into the chemical vapor deposition chamber, such that a topmost portion of the dopant varying oxide layer has a lower dielectric constant than the initial amount of un-doped oxide. [0013]
    [0014] In still another embodiment, a multi-layer dielectric layer over a substrate for use in dual-damascene applications is disclosed. The multi-layer dielectric layer includes: (a) a barrier layer that is disposed over the substrate; (b) an inorganic dielectric layer that is disposed over the barrier layer; and (c) a low dielectric constant layer that is disposed over the inorganic dielectric layer. The inorganic dielectric layer is configured to receive metallization line trenches and the low dielectric constant layer is configured to receive vias during a dual-damascene process. [0014]
    [0015] Advantageously, the ability to achieve high selectivity to the barrier layer during the via etch will allow the barrier layer thickness to be decreased, thus lowering the overall inter-layer capacitance. Further, the ability to achieve this selectivity during the via etch will also improve line depth uniformity control. Furthermore, manufacturing costs will be lowered and throughput increased as the barrier layer, the via dielectric and the trench dielectric materials are deposited by way of one deposition platform. By way of example, a single deposition chamber can be used to deposit multiple layers or layers having varying profiles in their dielectric constant. Other aspects and advantages of the invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention. [0015] BRIEF DESCRIPTION OF THE DRAWINGS
    [0016] The present invention will be readily understood by the following detailed description in conjunction with the accompanying drawings, and like reference numerals designate like structural elements. [0016]
    [0017] FIG. 1 shows a cross-sectional view of a dielectric structure having a partially removed barrier layer. [0017]
    [0018] FIG. 2 illustrates a cut-out of a semiconductor structure having a plurality of fabricated layers, in accordance with one embodiment of the present invention. [0018]
    [0019] FIG. 3 illustrates a trench defined in the trench dielectric down to the via dielectric, in accordance with one embodiment of the present invention. [0019]
    [0020] FIGS. 4 and 5 illustrate a via defined in the via dielectric down to the barrier layer, in accordance with one embodiment of the present invention. [0020]
    [0021] FIG. 6 illustrates the structure of FIG. 5 after the barrier layer region is removed from within the via hole, in accordance with one embodiment of the present invention. [0021]
    [0022] FIG. 7 illustrates another embodiment of the present invention, in which the low-K dielectric layer is thicker than the inorganic dielectric layer. [0022]
    [0023] FIG. 8A illustrates yet another embodiment of the present invention, in which a dopant varying oxide layer is deposed over a barrier layer, in accordance with one embodiment of the present invention. [0023]
    [0024] FIG. 8B is a graph that generally shows the amount of carbon dopant that can be introduced over the increasing thickness of the dopant varying oxide, in accordance with one embodiment of the present invention. [0024]
    [0025] FIG. 9 illustrates a semiconductor structure having multiple metal layers. [0025]
    [0026] FIGS. [0026] 10A-10C illustrate copper filled via and trench structures, in accordance with one embodiment of the present invention. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0027] An invention is described for inter-metal dielectric structures and methods of making inter-metal dielectric structures having improved performance in dual-damascene applications. It will be obvious, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process operations have not been described in detail in order not to unnecessarily obscure the present invention. [0027]
    [0028] In the embodiments of the present invention, a dual-damascene technique is used to define metallization lines and conductive vias in dielectric layers. As mentioned above, three dual-damascene techniques are typically used for defining a trench and via. These techniques include: (i) via first fabrication; (ii) self-aligned fabrication; and (iii) trench first fabrication. In the following illustrations, emphasis will be placed on trench first fabrication, however, the benefits of and advantages of the present invention should be understood to extend to all dual-damascene fabrication techniques. [0028]
    [0029] FIG. 2 illustrates a cut-out of a semiconductor structure having a plurality of fabricated layers, in accordance with one embodiment of the present invention. The structure has an oxide layer [0029] 100, which was previously fabricated to form a metallization line therein. The metallization line is typically fabricated by etching a trench into the oxide 100 and then filling the trench with conductive material. The conductive material is preferably a copper material 122.
    [0030] In the trench, a barrier layer [0030] 120 is preferably sputtered to prevent the copper material 122 from diffusing into the oxide 100. In a preferred embodiment, the barrier layer 120 is tantalum nitride (TaN). Of course, other barrier layer materials can also be used. The barrier layer 120 will thus line the walls of the trench and interface with the copper material 122. After a chemical mechanical polishing operation (CMP) is performed to remove the barrier layer 120 and the excess copper material 122 from over the oxide 100, a copper metallization line will be formed. Once the appropriate number of metallization lines and vias (not shown) have been formed in the oxide 100, a barrier layer 102 is deposited to protect the copper material 122 from premature oxidation when via holes are etch through overlying dielectric materials to the barrier layer 102. The barrier layer 102 is also configured to function as a selective etch stop. In this embodiment, the barrier layer 102 is preferably silicon nitride (SiN) or silicon carbide (SiC).
    [0031] Once the barrier layer [0031] 102 has been properly deposited, a via dielectric layer 104 is deposited to a thickness that is approximately the desired depth of a subsequently formed via hole. In a particular example, the via dielectric layer 104 may have a via dielectric (VD) thickness that ranges between about 4000 angstroms and about 5000 angstroms, and is most preferably about 4500 angstroms. The via dielectric layer 104 is preferably made from a dielectric material that when etched, is very selective to the barrier layer 102.
    [0032] By way of example, the via dielectric layer [0032] 104 is preferably an inorganic silicon dioxide. Example silicon dioxides can include, a PECVD un-doped TEOS silicon dioxide, a PECVD fluorinated silica glass (FSG), HDP FSG, etc. and the like. Once the via dielectric layer 104 has been deposited to the desired thickness, a trench dielectric layer 106 is deposited to a suitable thickness that approximates the depth of a subsequently etched trench (i.e., for defining metallization lines). Preferably, the trench dielectric (TD) layer has a thickness ranging between about 4000 angstroms and about 6000 angstroms, and most preferably is about 5000 angstroms.
    [0033] It is now important to note that the material properties of the trench dielectric layer [0033] 106 are different than that of via dielectric layer 104. In a preferred embodiment of the present invention, the trench dielectric layer 106 is a low K dielectric material. In general, the dielectric constant of the trench dielectric layer 106 is below about 3, while the dielectric constant of the via dielectric layer 104 is about 4. It should be understood that any number of low K dielectric materials can be used for the trench dielectric layer 106, such as, organic dielectric materials and inorganic dielectric materials. In a most preferred embodiment, the trench dielectric layer 106 is preferably carbon doped oxide (C-oxide). C-oxide is considered an inorganic dielectric, although, C-oxide is actually part inorganic and part organic. Typically, the dielectric constant of C-oxide can be about 3.0 or lower.
    [0034] Once the structure of FIG. 2 is complete, a photoresist layer [0034] 108 a is spin-coated over the top surface of the trench dielectric layer 106. The photoresist 108 a is then patterned using a suitable photolithography technique to define the appropriate patterns for the subsequently etched trenches in the trench dielectric 106. As shown in FIG. 3, a trench 110 is etched into the trench dielectric 106 down to the via dielectric 104. The trench etch is preferably performed using etching chemistries that are well configured to etch through low K dielectric materials, such as the C-oxide. A preferred etch chemistry to etch through the trench dielectric 106 is Ar/O2/CF4. Other example chemistries can include, Ar/CO/CF4/C4F8, Ar/O2/C4F8, N2/O2/C2H2F4, N2/O2/C2H4, H2/CF4/Ar, and Cl2/O2. The trench etch can be a timed process, which is configured to stop when substantially all of the trench dielectric layer in the trench 110 is removed. An example etch rate for C-oxide using Ar/O2/CF4 can be about 10,000 angstroms/minute. It should also be noted that, no trench barrier layer (e.g., like 16 b) is used in the structure of the present invention in an effort to further decrease the dielectric constant of the dielectric material.
    [0035] Although the selectivity to the barrier layer [0035] 102 is not very good for etching chemistries implemented to etch through the low K dielectric of the trench dielectric layer 106, a different etch chemistry is used to etch through the via dielectric 104. Thus, once the trench 110 has been defined through the trench dielectric layer 106, a via hole photoresist mask 108 b is defined over the trench dielectric 106 and within the trench 110 to define the locations of desired via holes.
    [0036] After the via hole photoresist mask [0036] 108 b is properly defined, an etching operation is performed to etch through the via dielectric layer 104 using a chemistry that is optimized to etch through inorganic oxide materials. Any standard inorganic oxide material can be used for the via dielectric layer 104. Example oxides include un-doped TEOS silicon dioxide, and fluorine doped oxides. The chemistry implemented to etch through these common silicon dioxide materials should have very good selectivities to the barrier layer, which is typically silicon nitride (SiN) or silicon carbide (SiC). One example chemistry for etching through the via dielectric can be C4F8/CO/Ar/O2. Using this exemplary chemistry, selectivities to the barrier layer 102 can range up to about 20:1, thereby preventing inadvertent removal of the barrier layer 102. Thus, the via etching operation that is used to define the via hole 112 through the via dielectric layer 104 is well configured to substantially stop at and exposed a barrier layer region 102 a.
    [0037] At the time the fabrication proceeds to the sputtering of a barrier layer within the surfaces of the trench regions and the via holes, the barrier layer [0037] 102 a is removed as shown in FIG. 6. By removing the barrier layer 102 a, the copper material 122 will be exposed and may therefore form an oxidized layer of copper where exposed. However, the amount of copper oxide (CuOx) formed over the copper material 122 will be minimal and controlled during the fabrication of the via holes. In fact, the barrier layer 102 a may not be removed until after an ashing operation is performed to remove the photoresist. As shown in FIG. 10A, the walls of the trench regions 110 and the via holes 112 are then coated with a barrier layer 300, which is preferably a tantalum nitride (TaN) material, or a tantalum (Ta) material.
    [0038] After the barrier layer [0038] 300 is formed, a copper material is formed within the via holes 112 and the trenches 110 to define the copper material 302 that make the conductive contacts and metallization lines. In the example of FIG. 10A, it is assumed that a copper chemical mechanical polishing (CMP) operation was performed to remove the barrier layer material 300 and the copper material from over the surface of the trench dielectric layer 106.
    [0039] Referring now to FIG. 7, another embodiment of the present invention is disclosed. In this embodiment, the inorganic dielectric material [0039] 104′ is deposited to a reduced thickness and a lower K dielectric material 106′ is deposited to an increased thickness, relative to the embodiment of FIG. 2.
    [0040] By way of example, the dielectric material [0040] 104′ can be a TEOS dielectric material, a fluorine doped dielectric material, or other dielectrics having excellent etch selectivities to the barrier layer 102. The lower K dielectric material 106′ can be any suitable low K dielectric material, such as, an organic or inorganic low K dielectric material. Preferably, the lower K dielectric material 106′ is C-oxide. In this embodiment, the trench 110 is first etched E1 using a first etch chemistry that is optimized to etch the lower K dielectric material 106′. As described above, one exemplary chemistry is Ar/O2/CF4. The trench depth is preferably calculated using a timing technique which determines when the etching operation should stop.
    [0041] Now that the trenches [0041] 110 have been etched throughout an integrated circuit device, a photoresist mask (not shown) is used to define the locations of the via holes 112 which are partially etched E2 using the same etch chemistry that is optimized to etch through the lower K dielectric material 106′. This etch E2 preferably stops at about the interface of the dielectric material 104′. Once the via hole has been partially defined through the lower K dielectric material 106′, a third etch E3 is used to etch through the dielectric material 104′.
    [0042] The etching chemistry of the third etch is preferably well configured to have high selectivity to the barrier layer [0042] 102. The etch operation will therefore stop at the barrier layer 102 without exposing the copper material 122 in the metallization line of the oxide 100. The barrier layer 102 is then removed just before the barrier layer 300 is formed on the inner surfaces of the trench regions 110 and the via holes 112 as shown in FIG. 10B. The trench regions and the via holes are then filled with a copper material and then a CMP operation is performed to remove the excess conductive material from over the lower K dielectric material 106′. Also shown in FIG. 10B is that substantially more lower K dielectric layer 106′ “(low K) D” is implemented that the trench dielectric “TD”. In one embodiment, it is preferred that at least about 1,000 angstroms of TD remain over the barrier layer 102. The typical thickness of both the (low K) D and TD layers is about 10,000 angstroms. Of course, this is only an exemplary thickness and it will change from design-to-design.
    [0043] FIG. 8A shows yet another embodiment of the present invention, in which a chemical vapor deposited dielectric layer [0043] 204 is formed over the barrier layer 102. As shown in FIG. 8B, the chemical vapor deposited dielectric material 204 will have a varying profile of carbon. In general, substantially no carbon is provided at a point 230 when the deposition begins. When the deposited material grows to a thickness (TT) that will provide for a subsequently etch via hole, the carbon content at a point 232 will start to increase to a level “C.” Level C is generally the amount of carbon that is introduced into a CVD chamber to produce C-oxide having a dielectric constant that is less than about 3, and preferably about 2.7.
    [0044] In this preferred embodiment, as the thickness of the dielectric layer [0044] 204 increases, (as more dielectric material is deposited), carbon is introduced into the deposition chamber such that the deposited material will have more carbon content as a greater thickness is formed. By way of example, FIG. 8B illustrates a graph in which the carbon content is plotted against the dielectric thickness of the chemical vapor deposited dielectric 204 of FIG. 8A. As shown, initially the carbon content will be substantially zero and the dielectric material will be generally all inorganic SiO2.
    [0045] As more dielectric material is deposited in the chemical vapor deposition chamber, the carbon content is ramped up to about a full carbon content amount at a trench thickness (TT). The trench thickness is illustrated in FIG. 8A as being the depth of the trench [0045] 110 that will subsequently be etched into the dielectric layer 204. Once above the trench thickness, the carbon content is increased to a level that is configured to make the topmost portion of the dielectric 204 a low K dielectric material having a dielectric constant of below about 3. Accordingly, the etching of the trenches and the via holes through the dielectric material 204 will be performed in a two-step process. The first step will include etching through the topmost portion of the dielectric layer 204 with an etch chemistry that is optimized to etch the carbon doped oxide (C-oxide). The etching is preferably performed using a timed etch that is configured to determine when the appropriate trench thickness depth has been achieved.
    [0046] In a next step, the via hole [0046] 212 can be etched through the dielectric layer 204, which is substantially less doped as the dielectric material approaches the barrier layer 102. In a preferred embodiment, the etching chemistry implemented to etch the via hole will be configured to etch typical inorganic dielectrics and thus have very good selectivity to the barrier layer 102. By way of example, the selectivity can be about 20:1, thus preserving the integrity of the barrier layer 102. This also allows thinner barrier layers 102 to be used, thus lowering the dielectric constant.
    [0047] FIG. 10C illustrates a dual-damascene via and trench structure, after a barrier layer [0047] 300 and a copper metallization 302 have been deposited, in accordance with one embodiment of the present invention. When the time comes to remove the barrier layer region 102 a from within the via holes 112, substantially less copper oxidation will occur, since this removal does not occur until after many of the operations (e.g., ashing) that could have caused high oxidation were performed. In this embodiment, the dielectric thickness “DT” can range from design-to-design, however, a typical thickness is about 10,000 angstroms.
    [0048] Reference is now drawn to FIG. 9, which illustrates a semiconductor structure [0048] 250, in accordance with one embodiment of the present invention. This structure is provided to pictorially point-out where devices benefit most by having low K inter-metal dielectrics. In general, a region 224 between metal lines 240 a and 240 b will contribute most to speed decreasing RC delays than a region 226 between metal lines 240 a and 230. As discussed above with reference to the various embodiments, the upper most part of an inter-metal dielectric (i.e., the trench region) is low-K. Therefore, a device having lower most parts (i.e., the via region) of an inter-metal dielectric as basic inorganic SiO2 will generally not increase speed obstructing RC delays.
    [0049] Although the foregoing invention has been described in some detail for purposes of clarity of understanding, it will be apparent that certain changes and modifications may be practiced within the scope of the appended claims. Accordingly, the present embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope and equivalents of the appended claims. [0049]
    权利要求:
    Claims (25)
    [1" id="US-20010009803-A1-CLM-00001] 1. A method for making a dielectric structure for dual-damascene applications, the method comprising:
    providing a substrate;
    forming a barrier layer over the substrate;
    forming an inorganic dielectric layer over the barrier layer; and
    forming a low dielectric constant layer over the inorganic dielectric layer.
    [2" id="US-20010009803-A1-CLM-00002] 2. A method for making a dielectric structure for dual-damascene applications as recited in
    claim 1 , further comprising:
    forming a trench in the low dielectric constant layer using a first etch chemistry.
    [3" id="US-20010009803-A1-CLM-00003] 3. A method for making a dielectric structure for dual-damascene applications as recited in
    claim 2 , further comprising:
    forming a via in the inorganic dielectric layer using a second etch chemistry, the via being within the trench.
    [4" id="US-20010009803-A1-CLM-00004] 4. A method for making a dielectric structure for dual-damascene applications as recited in
    claim 1 , wherein the barrier layer is one of a silicon nitride layer and a silicon carbide layer.
    [5" id="US-20010009803-A1-CLM-00005] 5. A method for making a dielectric structure for dual-damascene applications as recited in
    claim 4 , wherein the forming of the inorganic dielectric layer includes,
    depositing a TEOS silicon dioxide material over the barrier layer.
    [6" id="US-20010009803-A1-CLM-00006] 6. A method for making a dielectric structure for dual-damascene applications as recited in
    claim 5 , wherein the forming of the low dielectric constant layer includes,
    depositing a carbon doped oxide.
    [7" id="US-20010009803-A1-CLM-00007] 7. A method for making a dielectric structure for dual-damascene applications as recited in
    claim 3 , wherein the inorganic dielectric layer is one of a TEOS oxide layer and a fluorine doped oxide layer, and the low dielectric constant layer is a carbon doped oxide layer.
    [8" id="US-20010009803-A1-CLM-00008] 8. A method for making a dielectric structure for dual-damascene applications as recited in
    claim 7 , wherein the first etch chemistry is optimized to etch through the carbon doped oxide layer and the second etch chemistry is optimized to etch through the TEOS oxide layer or the fluorine doped oxide layer.
    [9" id="US-20010009803-A1-CLM-00009] 9. A method for making a dielectric structure for dual-damascene applications as recited in
    claim 8 , wherein the second etch chemistry is selective to the barrier layer.
    [10" id="US-20010009803-A1-CLM-00010] 10. A method for making a multi-layer inter-metal dielectric over a substrate, comprising:
    forming a barrier layer over the substrate;
    forming a silicon dioxide layer over the barrier layer;
    forming a low dielectric constant layer over the silicon dioxide layer;
    forming a trench through the low dielectric constant layer; and
    forming a via in the trench extending to the barrier layer.
    [11" id="US-20010009803-A1-CLM-00011] 11. A method for making a multi-layer inter-metal dielectric over a substrate as recited in
    claim 10 , wherein the barrier layer is one of a silicon nitride layer and a silicon carbide layer.
    [12" id="US-20010009803-A1-CLM-00012] 12. A method for making a multi-layer inter-metal dielectric over a substrate as recited in
    claim 11 , wherein the forming of the silicon dioxide layer includes, depositing one of an un-doped TEOS oxide layer and a fluorine doped oxide layer.
    [13" id="US-20010009803-A1-CLM-00013] 13. A method for making a multi-layer inter-metal dielectric over a substrate as recited in
    claim 12 , wherein the forming of the low dielectric constant layer, includes, depositing one of a carbon doped oxide layer and an organic dielectric layer.
    [14" id="US-20010009803-A1-CLM-00014] 14. A method for making a multi-layer inter-metal dielectric over a substrate as recited in
    claim 10 , wherein forming the via in the trench extending to the barrier layer further includes,
    implementing a first chemistry optimized to etch through the low dielectric constant layer; and
    implementing a second chemistry optimized to etch through the silicon dioxide layer.
    [15" id="US-20010009803-A1-CLM-00015] 15. A method for making a multi-layer inter-metal dielectric over a substrate as recited in
    claim 14 , wherein the second chemistry that is optimized to etch through the silicon dioxide layer is selective to the barrier layer.
    [16" id="US-20010009803-A1-CLM-00016] 16. A method for making a multi-layer inter-metal dielectric over a substrate as recited in
    claim 15 , wherein the barrier layer is one of a silicon nitride layer and a silicon carbide layer.
    [17" id="US-20010009803-A1-CLM-00017] 17. A method of making a dielectric layer for use in dual-damascene applications, comprising:
    providing a substrate;
    depositing a barrier layer over the substrate; and
    depositing a dopant varying oxide layer over the barrier layer, the depositing of the dopant varying oxide layer includes,
    depositing in a chemical vapor deposition chamber an initial amount of un-doped oxide over the barrier layer;
    introducing an increasing amount of carbon into the chemical vapor deposition chamber, such that a topmost portion of the dopant varying oxide layer has a lower dielectric constant than the initial amount of un-doped oxide.
    [18" id="US-20010009803-A1-CLM-00018] 18. A method of making a dielectric layer for use in dual-damascene applications as recited in
    claim 17 , further comprising:
    etching through the topmost portion of the dopant varying oxide layer with a first chemistry.
    [19" id="US-20010009803-A1-CLM-00019] 19. A method of making a dielectric layer for use in dual-damascene applications as recited in
    claim 18 , further comprising:
    etching through the initial amount of un-doped oxide of the dopant varying oxide layer with a second chemistry that is selective to the barrier layer.
    [20" id="US-20010009803-A1-CLM-00020] 20. A method of making a dielectric layer for use in dual-damascene applications as recited in
    claim 19 , wherein the barrier layer is one of silicon nitride layer and a silicon carbide layer.
    [21" id="US-20010009803-A1-CLM-00021] 21. A multi-layer dielectric layer over a substrate for use in dual-damascene applications, comprising:
    a barrier layer disposed over the substrate;
    an inorganic dielectric layer disposed over the barrier layer; and
    a low dielectric constant layer disposed over the inorganic dielectric layer;
    wherein the inorganic dielectric layer is configured to receive metallization line trenches and the low dielectric constant layer is configured to receive vias during a dual-damascene process.
    [22" id="US-20010009803-A1-CLM-00022] 22. A multi-layer dielectric layer over a substrate for use in dual-damascene applications as recited in
    claim 21 , wherein the barrier layer is one of a silicon nitride layer and a silicon carbide layer.
    [23" id="US-20010009803-A1-CLM-00023] 23. A multi-layer dielectric layer over a substrate for use in dual-damascene applications as recited in
    claim 22 , wherein the inorganic dielectric layer is one of an undoped oxide and a fluorine doped oxide.
    [24" id="US-20010009803-A1-CLM-00024] 24. A multi-layer dielectric layer over a substrate for use in dual-damascene applications as recited in
    claim 23 , wherein the low dielectric constant layer is a carbon doped oxide.
    [25" id="US-20010009803-A1-CLM-00025] 25. A method of making a dielectric structure, comprising:
    providing a substrate;
    forming a barrier layer over the substrate;
    forming a first dielectric layer over the barrier layer;
    forming a second dielectric layer over the first dielectric layer; and
    wherein said second dielectric layer has a different etch characteristic than the first dielectric layer.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6251770B1|2001-06-26|Dual-damascene dielectric structures and methods for making the same
    US6211092B1|2001-04-03|Counterbore dielectric plasma etch process particularly useful for dual damascene
    US7723226B2|2010-05-25|Interconnects containing bilayer porous low-k dielectrics using different porogen to structure former ratio
    US6479380B2|2002-11-12|Semiconductor device and manufacturing method thereof
    US6291334B1|2001-09-18|Etch stop layer for dual damascene process
    US8138082B2|2012-03-20|Method for forming metal interconnects in a dielectric material
    US6472306B1|2002-10-29|Method of forming a dual damascene opening using CVD Low-K material and spin-on-polymer
    US7387961B2|2008-06-17|Dual damascene with via liner
    US6074942A|2000-06-13|Method for forming a dual damascene contact and interconnect
    JP2004289155A|2004-10-14|Barc etching containing selective etching chemicals and high polymeric gas for control of cd
    KR100468069B1|2005-01-25|Self-aligned metal caps for interlevel metal connections
    US6620727B2|2003-09-16|Aluminum hardmask for dielectric etch
    US20060160362A1|2006-07-20|Via hole and trench structures and fabrication methods thereof and dual damascene structures and fabrication methods thereof
    US20020050645A1|2002-05-02|Method of forming dual damascene structure
    US6376367B1|2002-04-23|Method for manufacturing multilayer interconnects by forming a trench with an underlying through-hole in a low dielectric constant insulator layer
    US20020033486A1|2002-03-21|Method for forming an interconnection line using a hydrosilsesquioxane | layer as an interlayer insulating layer
    EP1235263A2|2002-08-28|Gas switching during an etch process to modulate the characteristics of the etch
    KR100780680B1|2007-11-30|Method for forming metal wiring of semiconductor device
    US6277732B1|2001-08-21|Method of planarizing inter-metal dielectric layer
    US6750140B2|2004-06-15|Process for producing contact holes on a metallization structure
    JPH10116904A|1998-05-06|Manufacture of semiconductor device
    US6403471B1|2002-06-11|Method of forming a dual damascene structure including smoothing the top part of a via
    KR20050045375A|2005-05-17|Method of forming a dual damascene pattern
    同族专利:
    公开号 | 公开日
    KR100767127B1|2007-10-15|
    US7060605B2|2006-06-13|
    US7501339B2|2009-03-10|
    US20010010970A1|2001-08-02|
    KR20010072874A|2001-07-31|
    US20060166485A1|2006-07-27|
    JP2003504848A|2003-02-04|
    EP1119874A1|2001-08-01|
    US6251770B1|2001-06-26|
    WO2001003179A1|2001-01-11|
    US6909190B2|2005-06-21|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US5635423A|1994-10-11|1997-06-03|Advanced Micro Devices, Inc.|Simplified dual damascene process for multi-level metallization and interconnection structure|
    US5960320A|1995-03-03|1999-09-28|Samsung Electronics Co., Ltd.|Metal wiring layer forming method for semiconductor device|
    US5705430A|1995-06-07|1998-01-06|Advanced Micro Devices, Inc.|Dual damascene with a sacrificial via fill|
    US6043167A|1996-10-11|2000-03-28|Lg Semicon Co., Ltd.|Method for forming low dielectric constant insulating film|
    US5969422A|1997-05-15|1999-10-19|Advanced Micro Devices, Inc.|Plated copper interconnect structure|
    US5821168A|1997-07-16|1998-10-13|Motorola, Inc.|Process for forming a semiconductor device|
    US5904565A|1997-07-17|1999-05-18|Sharp Microelectronics Technology, Inc.|Low resistance contact between integrated circuit metal levels and method for same|
    US5989623A|1997-08-19|1999-11-23|Applied Materials, Inc.|Dual damascene metallization|
    US6340435B1|1998-02-11|2002-01-22|Applied Materials, Inc.|Integrated low K dielectrics and etch stops|
    US6054379A|1998-02-11|2000-04-25|Applied Materials, Inc.|Method of depositing a low k dielectric with organo silane|
    US6413583B1|1998-02-11|2002-07-02|Applied Materials, Inc.|Formation of a liquid-like silica layer by reaction of an organosilicon compound and a hydroxyl forming compound|
    US6197696B1|1998-03-26|2001-03-06|Matsushita Electric Industrial Co., Ltd.|Method for forming interconnection structure|
    US6110648A|1998-09-17|2000-08-29|Taiwan Semiconductor Manufacturing Company|Method of enclosing copper conductor in a dual damascene process|
    US6297163B1|1998-09-30|2001-10-02|Lam Research Corporation|Method of plasma etching dielectric materials|
    US6225207B1|1998-10-01|2001-05-01|Applied Materials, Inc.|Techniques for triple and quadruple damascene fabrication|
    US6187663B1|1999-01-19|2001-02-13|Taiwan Semiconductor Manufacturing Company|Method of optimizing device performance via use of copper damascene structures, and HSQ/FSG, hybrid low dielectric constant materials|
    US6211063B1|1999-05-25|2001-04-03|Taiwan Semiconductor Manufacturing Company|Method to fabricate self-aligned dual damascene structures|
    US20020054962A1|1999-06-18|2002-05-09|Judy Huang|Plasma treatment to enhance adhesion and to minimize oxidation of carbon-containing layers|US6503835B1|2001-08-28|2003-01-07|Silicon Integrated Systems, Corp.|Method of making an organic copper diffusion barrier layer|
    US20080176401A1|2007-01-23|2008-07-24|United Microelectronics Corp.|Method for forming contact hole|JPH03198327A|1989-12-26|1991-08-29|Fujitsu Ltd|Manufacture of semiconductor device|
    KR0138305B1|1994-11-30|1998-06-01|김광호|Forming method of wiring in semiconductor device|
    US5691238A|1995-06-07|1997-11-25|Advanced Micro Devices, Inc.|Subtractive dual damascene|
    JPH09270461A|1996-03-29|1997-10-14|Mitsubishi Electric Corp|Semiconductor device|
    US5827780A|1996-04-01|1998-10-27|Hsia; Liang Choo|Additive metalization using photosensitive polymer as RIE mask and part of composite insulator|
    JP3355949B2|1996-08-16|2002-12-09|日本電気株式会社|Method for forming plasma CVD insulating film|
    US5880018A|1996-10-07|1999-03-09|Motorola Inc.|Method for manufacturing a low dielectric constant inter-level integrated circuit structure|
    US6069058A|1997-05-14|2000-05-30|United Semiconductor Corp.|Shallow trench isolation for semiconductor devices|
    US5858869A|1997-06-03|1999-01-12|Industrial Technology Research Institute|Method for fabricating intermetal dielectric insulation using anisotropic plasma oxides and low dielectric constant polymers|
    US6277728B1|1997-06-13|2001-08-21|Micron Technology, Inc.|Multilevel interconnect structure with low-k dielectric and method of fabricating the structure|
    DE19804375B4|1997-06-26|2005-05-19|Mitsubishi Denki K.K.|Method for producing an interlayer insulating film|
    DE19904311A1|1998-02-06|1999-08-12|Nat Semiconductor Corp|Carbon-doped silicon oxide thin film to produce an insulating thin film for a semiconductor device|
    US6303523B2|1998-02-11|2001-10-16|Applied Materials, Inc.|Plasma processes for depositing low dielectric constant films|
    US6025273A|1998-04-06|2000-02-15|Taiwan Semiconductor Manufacturing Company, Ltd.|Method for etching reliable small contact holes with improved profiles for semiconductor integrated circuits using a carbon doped hard mask|
    US6448655B1|1998-04-28|2002-09-10|International Business Machines Corporation|Stabilization of fluorine-containing low-k dielectrics in a metal/insulator wiring structure by ultraviolet irradiation|
    TW437040B|1998-08-12|2001-05-28|Applied Materials Inc|Interconnect line formed by dual damascene using dielectric layers having dissimilar etching characteristics|
    US6284149B1|1998-09-18|2001-09-04|Applied Materials, Inc.|High-density plasma etching of carbon-based low-k materials in a integrated circuit|
    US6277733B1|1998-10-05|2001-08-21|Texas Instruments Incorporated|Oxygen-free, dry plasma process for polymer removal|
    US6472335B1|1998-10-19|2002-10-29|Taiwan Semiconductor Manufacturing Company|Methods of adhesion promoter between low-K layer and underlying insulating layer|
    US6165898A|1998-10-23|2000-12-26|Taiwan Semiconductor Manufacturing Company|Dual damascene patterned conductor layer formation method without etch stop layer|
    US6255233B1|1998-12-30|2001-07-03|Intel Corporation|In-situ silicon nitride and silicon based oxide deposition with graded interface for damascene application|
    US6255735B1|1999-01-05|2001-07-03|Advanced Micro Devices, Inc.|Dual damascene arrangement for metal interconnection with low k dielectric constant materials in dielectric layers|
    US6207577B1|1999-01-27|2001-03-27|Advanced Micro Devices, Inc.|Self-aligned dual damascene arrangement for metal interconnection with oxide dielectric layer and low k dielectric constant layer|
    US6156642A|1999-03-23|2000-12-05|United Microelectronics Corp.|Method of fabricating a dual damascene structure in an integrated circuit|
    US6017817A|1999-05-10|2000-01-25|United Microelectronics Corp.|Method of fabricating dual damascene|
    US6770975B2|1999-06-09|2004-08-03|Alliedsignal Inc.|Integrated circuits with multiple low dielectric-constant inter-metal dielectrics|
    US6326301B1|1999-07-13|2001-12-04|Motorola, Inc.|Method for forming a dual inlaid copper interconnect structure|
    US6410394B1|1999-12-17|2002-06-25|Chartered Semiconductor Manufacturing Ltd.|Method for forming self-aligned channel implants using a gate poly reverse mask|
    US6815333B2|2002-04-02|2004-11-09|Dow Global Technologies Inc.|Tri-layer masking architecture for patterning dual damascene interconnects|JPH11220025A|1998-02-03|1999-08-10|Rohm Co Ltd|Semiconductor device and its manufacture|
    US6340435B1|1998-02-11|2002-01-22|Applied Materials, Inc.|Integrated low K dielectrics and etch stops|
    US6593653B2|1999-09-30|2003-07-15|Novellus Systems, Inc.|Low leakage current silicon carbonitride prepared using methane, ammonia and silane for copper diffusion barrier, etchstop and passivation applications|
    US6156743A|1999-10-18|2000-12-05|Whitcomb; John E.|Method of decreasing fatigue|
    US20040033371A1|2002-05-16|2004-02-19|Hacker Nigel P.|Deposition of organosilsesquioxane films|
    JP4381526B2|1999-10-26|2009-12-09|東京エレクトロン株式会社|Plasma etching method|
    US6399489B1|1999-11-01|2002-06-04|Applied Materials, Inc.|Barrier layer deposition using HDP-CVD|
    US6410437B1|2000-06-30|2002-06-25|Lam Research Corporation|Method for etching dual damascene structures in organosilicate glass|
    JP4858895B2|2000-07-21|2012-01-18|富士通セミコンダクター株式会社|Manufacturing method of semiconductor device|
    US6607675B1|2000-08-29|2003-08-19|Applied Materials Inc.|Method of etching carbon-containing silicon oxide films|
    US6383912B1|2000-10-23|2002-05-07|Honeywell International, Inc.|Fabrication method of integrated circuits with multiple low dielectric-constant intermetal dielectrics|
    US6436822B1|2000-11-20|2002-08-20|Intel Corporation|Method for making a carbon doped oxide dielectric material|
    US6455432B1|2000-12-05|2002-09-24|United Microelectronics Corp.|Method for removing carbon-rich particles adhered on a copper surface|
    US6537733B2|2001-02-23|2003-03-25|Applied Materials, Inc.|Method of depositing low dielectric constant silicon carbide layers|
    US6713874B1|2001-03-27|2004-03-30|Advanced Micro Devices, Inc.|Semiconductor devices with dual nature capping/arc layers on organic-doped silica glass inter-layer dielectrics|
    US7164206B2|2001-03-28|2007-01-16|Intel Corporation|Structure in a microelectronic device including a bi-layer for a diffusion barrier and an etch-stop layer|
    US6576545B1|2001-03-29|2003-06-10|Advanced Micro Devices, Inc.|Semiconductor devices with dual nature capping/ARC layers on fluorine doped silica glass inter-layer dielectrics and method of forming capping/ARC layers|
    US7311852B2|2001-03-30|2007-12-25|Lam Research Corporation|Method of plasma etching low-k dielectric materials|
    JP2002319551A|2001-04-23|2002-10-31|Nec Corp|Semiconductor device and its manufacturing method|
    US6448185B1|2001-06-01|2002-09-10|Intel Corporation|Method for making a semiconductor device that has a dual damascene interconnect|
    US6875699B1|2001-06-21|2005-04-05|Lam Research Corporation|Method for patterning multilevel interconnects|
    US6812134B1|2001-06-28|2004-11-02|Lsi Logic Corporation|Dual layer barrier film techniques to prevent resist poisoning|
    US7642202B1|2001-06-28|2010-01-05|Novellus Systems, Inc.|Methods of forming moisture barrier for low k film integration with anti-reflective layers|
    US6720251B1|2001-06-28|2004-04-13|Novellus Systems, Inc.|Applications and methods of making nitrogen-free anti-reflective layers for semiconductor processing|
    US6570256B2|2001-07-20|2003-05-27|International Business Machines Corporation|Carbon-graded layer for improved adhesion of low-k dielectrics to silicon substrates|
    US7183201B2|2001-07-23|2007-02-27|Applied Materials, Inc.|Selective etching of organosilicate films over silicon oxide stop etch layers|
    US6743725B1|2001-08-13|2004-06-01|Lsi Logic Corporation|High selectivity SiC etch in integrated circuit fabrication|
    CN100559554C|2001-08-31|2009-11-11|东京毅力科创株式会社|The engraving method of handled object|
    US6887780B2|2001-08-31|2005-05-03|Intel Corporation|Concentration graded carbon doped oxide|
    US6926926B2|2001-09-10|2005-08-09|Applied Materials, Inc.|Silicon carbide deposited by high density plasma chemical-vapor deposition with bias|
    US6518171B1|2001-09-27|2003-02-11|Intel Corporation|Dual damascene process using a low k interlayer for forming vias and trenches|
    US6677253B2|2001-10-05|2004-01-13|Intel Corporation|Carbon doped oxide deposition|
    US6905968B2|2001-12-12|2005-06-14|Applied Materials, Inc.|Process for selectively etching dielectric layers|
    KR100799118B1|2001-12-19|2008-01-29|주식회사 하이닉스반도체|Method for forming multi-Cu interconnection layer|
    FR2833837B1|2001-12-21|2005-08-05|Oreal|COMPOSITION FOR KERATIN FIBER OXIDATION DYE COMPRISING COLZA OXYETHYLENE FATTY ACID AMIDE|
    KR100772077B1|2001-12-28|2007-11-01|매그나칩 반도체 유한회사|A method for forming contact hole of semiconductor device|
    US20030181034A1|2002-03-19|2003-09-25|Ping Jiang|Methods for forming vias and trenches with controlled SiC etch rate and selectivity|
    DE10224137A1|2002-05-24|2003-12-04|Infineon Technologies Ag|Etching gas and dry etching method|
    US6620741B1|2002-06-10|2003-09-16|Intel Corporation|Method for controlling etch bias of carbon doped oxide films|
    JP4109531B2|2002-10-25|2008-07-02|松下電器産業株式会社|Semiconductor device and manufacturing method thereof|
    US7153776B2|2002-11-27|2006-12-26|International Business Machines Corporation|Method for reducing amine based contaminants|
    KR100538098B1|2003-08-18|2005-12-21|삼성전자주식회사|Semiconductor device including a capacitor having improved structural stability and enhanced capacitance, and Method for manufacturing the same|
    US7247537B2|2003-08-18|2007-07-24|Samsung Electronics Co., Ltd.|Semiconductor device including an improved capacitor and method for manufacturing the same|
    KR100506943B1|2003-09-09|2005-08-05|삼성전자주식회사|Methods of fabricating a semiconductor device having a slope at lower side of interconnection hole with an etch stopping layer|
    US7067437B2|2003-09-12|2006-06-27|International Business Machines Corporation|Structures with improved interfacial strength of SiCOH dielectrics and method for preparing the same|
    CN100350573C|2003-11-27|2007-11-21|联华电子股份有限公司|Method and structure for forming adhesive force between dielectric layers|
    US7008882B2|2003-11-28|2006-03-07|United Microelectronics Corp.|Method and structure for the adhesion between dielectric layers|
    US7157380B2|2003-12-24|2007-01-02|Intel Corporation|Damascene process for fabricating interconnect layers in an integrated circuit|
    KR100571409B1|2003-12-31|2006-04-14|동부아남반도체 주식회사|Wiring Formation Method of Semiconductor Device|
    JP4738349B2|2004-01-14|2011-08-03|インターナショナル・ビジネス・マシーンズ・コーポレーション|Gradient deposition of low K CVD material|
    JP4917249B2|2004-02-03|2012-04-18|ルネサスエレクトロニクス株式会社|Semiconductor device and manufacturing method of semiconductor device|
    US7030041B2|2004-03-15|2006-04-18|Applied Materials Inc.|Adhesion improvement for low k dielectrics|
    US7102232B2|2004-04-19|2006-09-05|International Business Machines Corporation|Structure to improve adhesion between top CVD low-k dielectric and dielectric capping layer|
    US7456093B2|2004-07-03|2008-11-25|Taiwan Semiconductor Manufacturing Co., Ltd.|Method for improving a semiconductor device delamination resistance|
    US7259111B2|2005-01-19|2007-08-21|Applied Materials, Inc.|Interface engineering to improve adhesion between low k stacks|
    US20060194427A1|2005-02-25|2006-08-31|Yi-Ching Wu|Interconnecting process and method for fabricating complex dielectric barrier layer|
    US7189658B2|2005-05-04|2007-03-13|Applied Materials, Inc.|Strengthening the interface between dielectric layers and barrier layers with an oxide layer of varying composition profile|
    KR100781422B1|2006-05-24|2007-12-03|동부일렉트로닉스 주식회사|Method for fabricating a dual damascene pattern|
    US7297376B1|2006-07-07|2007-11-20|Applied Materials, Inc.|Method to reduce gas-phase reactions in a PECVD process with silicon and organic precursors to deposit defect-free initial layers|
    US8026605B2|2006-12-14|2011-09-27|Lam Research Corporation|Interconnect structure and method of manufacturing a damascene structure|
    US8017522B2|2007-01-24|2011-09-13|International Business Machines Corporation|Mechanically robust metal/low-κ interconnects|
    CN101231968B|2007-01-26|2010-11-17|联华电子股份有限公司|Inlaying inner connecting line structure and double inlaying process|
    KR100900231B1|2007-06-21|2009-06-02|주식회사 하이닉스반도체|Method of manufacturing semiconductor device|
    US7994639B2|2007-07-31|2011-08-09|International Business Machines Corporation|Microelectronic structure including dual damascene structure and high contrast alignment mark|
    JP2009117743A|2007-11-09|2009-05-28|Panasonic Corp|Semiconductor device and method of manufacturing same|
    JP2010056156A|2008-08-26|2010-03-11|Renesas Technology Corp|Semiconductor device, and manufacturing method thereof|
    DE102010038739B4|2010-07-30|2018-10-11|Globalfoundries Dresden Module One Llc & Co. Kg|A method of making a semiconductor device having increased stability of a complex stack of materials by providing fluorine-enriched interfaces|
    US20190109090A1|2017-08-15|2019-04-11|Taiwan Semiconductor Manufacturing Co., Ltd.|Interconnection structure lined by isolation layer|
    US20190157213A1|2017-11-20|2019-05-23|Globalfoundries Inc.|Semiconductor structure with substantially straight contact profile|
    US10896874B2|2019-03-25|2021-01-19|Globalfoundries Inc.|Interconnects separated by a dielectric region formed using removable sacrificial plugs|
    法律状态:
    2006-05-24| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2006-11-28| CC| Certificate of correction|
    2009-12-14| FPAY| Fee payment|Year of fee payment: 4 |
    2013-12-13| FPAY| Fee payment|Year of fee payment: 8 |
    2017-12-13| MAFP| Maintenance fee payment|Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |
    优先权:
    申请号 | 申请日 | 专利标题
    US09/346,156|US6251770B1|1999-06-30|1999-06-30|Dual-damascene dielectric structures and methods for making the same|
    US09/785,999|US7060605B2|1999-06-30|2001-02-16|Methods for making dual-damascene dielectric structures|US09/785,999| US7060605B2|1999-06-30|2001-02-16|Methods for making dual-damascene dielectric structures|
    US11/389,428| US7501339B2|1999-06-30|2006-03-23|Methods for making dual-damascene dielectric structures|
    [返回顶部]