专利摘要:
A video format converting apparatus which optionally converts the sizes of input and output videos includes a mode generator for generating a control signal of required data flow and a clock required for format conversion by determining a format conversion structure after receiving format data of input and output videos, a format converter of which input/output data path is controlled to a corresponding operation mode by the control signal, for independently format converting the input video synchronized with the clock in vertical and horizontal directions, and a plurality of multiplexers for providing proper video to the format converter in accordance with the signal of the mode generator. When various kinds of input videos are format converted to various kinds of output videos, it is possible to reduce the capacity of required hardware and the capacity of the memory. Thus, a minimum memory band width is required.
公开号:US20010007477A1
申请号:US09/758,362
申请日:2001-01-12
公开日:2001-07-12
发明作者:Dong Han
申请人:LG Electronics Inc;
IPC主号:H04N7-0122
专利说明:
[0001] 1. Field of the Invention [0001]
[0002] The present invention relates to a digital TV, and more particularly to a video format converting apparatus which converts a format of an input video. [0002]
[0003] 2. Description of the Related Art [0003]
[0004] With introduction of a digital TV and development of various display devices, they provide more various kinds of videos than an existing analog TV. To convert various sizes of input videos to different sizes of output videos, a format converter is essentially required. [0004]
[0005] FIG. 1 is a block diagram showing a related art video format converting apparatus. If a format conversion of an input video is required, a first format converter [0005] 11 is used for decreasing the size of the input video while a second format converter 13 is used for increasing the size of the input video. At this time, both the first format converter 11 and the second format converter 13 include horizontal and vertical format converters. A memory 12 is arranged between the first and second format converters 11 and 13, and stores the decreased input video or original input video and then outputs the stored input video to the second format converter 13.
[0006] In the aforementioned related art video format converting apparatus, the first format converter [0006] 11 is located at the front end of the memory 12 while the second format converter 13 is located at the rear end of the memory 12. In this case, the format conversion can effectively be performed with decreasing the capacity of the memory. However, to this end, two format converters are required. This could lead to increase of hardware. SUMMARY OF THE INVENTION
[0007] Accordingly, the present invention is directed to a video format converting apparatus that substantially obviates one or more of the problems due to limitations and disadvantages of the related art. [0007]
[0008] An object of the present invention is to provide a video format converting apparatus which optionally converts the sizes of input and output videos. [0008]
[0009] Another object of the present invention is to provide a video format converting apparatus that decreases and increases the size of a video using one format converter, thereby minimizing the capacity of a memory and hardware. [0009]
[0010] Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the scheme particularly pointed out in the written description and claims hereof as well as the appended drawings. [0010]
[0011] To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, a video format converting apparatus according to the present invention includes a mode generator for generating a control signal of required data flow and a clock required for format conversion by determining a format conversion structure after receiving format data of input and output videos, a format converter of which input/output data path is controlled to a corresponding operation mode by the control signal, for independently format converting the input video synchronized with the clock in vertical and horizontal directions, and a plurality of multiplexers for providing proper video to the format converter in accordance with the signal of the mode generator. [0011]
[0012] The mode generator outputs a display clock synchronized with the output video if increase of the input video is required, and outputs an input clock synchronized with the input video if decrease of the input video is required. [0012]
[0013] The format converter includes a vertical format converter for vertically increasing or decreasing the input video, a horizontal format converter for horizontally increasing or decreasing the input video, and a memory for storing either the input video or the video vertically or horizontally decreased in accordance with the operation mode determined by the mode generator and outputting the stored video to a display device without further processing or outputting the stored video to the display device after format converting it through the vertical format converter or the horizontal format converter. [0013]
[0014] If it is determined by the mode generator that increase of the input video is required in vertical and horizontal directions, the input video is stored in the memory under the control of the mode generator and input to the vertical format converter to increase the number of vertical lines. The video having the increased number of the vertical lines is input to the horizontal format converter to increase the number of horizontal pixels and then output to the display device. [0014]
[0015] If it is determined by the mode generator that decrease of the input video is required in vertical and horizontal directions, the input video is input to the horizontal format converter under the control of the mode generator to decrease the number of the horizontal pixels. The video having the decreased number of the horizontal pixels is input to the vertical format converter to decrease the number of the vertical lines, and the video decreased in vertical and horizontal directions is stored in the memory and then output to the display device. [0015]
[0016] If it is determined by the mode generator that decrease of the input video is required in vertical direction and increase of the input video is required in horizontal direction, the input video is input to the vertical format converter under the control of the mode generator to decrease the number of the vertical lines, and the video having the decreased number of the vertical lines is stored in the memory, is input to the horizontal format converter to increase the number of horizontal pixels, and is finally output to the display device. [0016]
[0017] If it is determined by the mode generator that increase of the input video is required in vertical direction and decrease of the input video is required in horizontal direction, the input video is input to the horizontal format converter under the control of the mode generator to decrease the number of the horizontal pixels, and the video having the decreased number of the horizontal pixels is stored in the memory, is input to the vertical format converter to increase the number of the vertical lines, and is finally output to the display device. [0017]
[0018] If it is determined by the mode generator that the size of the input video is equal to the size of the output video, the input video is stored in the memory under the control of the mode generator and then output to the display device. [0018]
[0019] In the preferred embodiment of the present invention, in format converting various sizes of the input videos to adapt to the various kinds of the display devices, a structure of the format converting apparatus is automatically varied in accordance with the sizes of the input and output videos, and a proper operational clock is selectively used to decrease the capacity of required hardware. [0019]
[0020] It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed. [0020] BRIEF DESCRIPTION OF THE DRAWINGS
[0021] The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate an embodiment of the invention and together with the description serve to explain the principles of the invention. [0021]
[0022] In the drawings: [0022]
[0023] FIG. 1 is a block diagram showing a related art video format converting apparatus; [0023]
[0024] FIG. 2 is a block diagram showing a video format converting apparatus according to the present invention; and [0024]
[0025] FIG. 3 shows examples of respective operational modes of a video format converting apparatus according to the present invention. [0025] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
[0026] Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. [0026]
[0027] FIG. 2 is a block diagram showing a video format converting apparatus according to the present invention. Referring to FIG. 2, the video format converting apparatus according to the present invention includes a mode generator [0027] 100 and a format converter 200.
[0028] The mode generator [0028] 100 includes a mode detector 101 and a clock multiplexer (MUX) 102. The format converter 200 includes a vertical format converter 300, a horizontal format converter 400, a memory write interface 700, a memory read interface 800, a memory 900, and a plurality of multiplexers (MUX) 500 and 600. The vertical format converter 300 and the horizontal format converter 400 are respectively provided with multiplexers (MUX) 301 and 401.
[0029] The multiplexer [0029] 301 is a selector for selectively outputting one of the input video, the output video of the horizontal format converter 400, and the output video of the memory 900 under the control of the mode generator 100. The multiplexer 401 is a selector for selectively outputting one of the input video, the output video of the vertical format converter 300, and the output vide of the memory 900 under the control of the mode generator 100.
[0030] In other words, the multiplexer [0030] 301 selects the output video of the memory 900 under the control of the mode generator if it is determined that increase of the video is required in vertical and horizontal directions, or increase of the video is required in vertical direction and decrease of the video is required in horizontal direction, selects the video output from the horizontal format converter 400 if it is determined that decrease of the video is required in vertical and horizontal directions, and selects the input video if it is determined that decrease of the video is required in vertical direction and increase of the video is required in horizontal direction. The multiplexer 301 outputs the selected video to the vertical format converter at the rear end.
[0031] The multiplexer [0031] 401 selects the output video of the vertical format converter 300 under the control of the mode generator 100 if it is determined that increase of the video is required in vertical and horizontal directions, selects the input video if it is determined that decrease of the video is required in vertical and horizontal directions, or increase of the video is required in vertical direction and decrease of the video is required in horizontal direction, and selects the output video of the memory 900 if it is determined that decrease of the video is required in vertical direction and increase of the video is required in horizontal direction. The multiplexer 401 outputs the selected video to the horizontal format converter at the rear end.
[0032] The mode detector [0032] 101 of the mode generator 100 determines an operational mode of the format converter 200 by receiving the size of an input video and the size of an output video, and outputs a selection signal to the respective multiplexers 301, 401, 500 and 600 in accordance with the determined operational mode. The mode detector 101 also outputs a control signal to a clock multiplexer 102 in accordance with the determined operational mode to select a clock provided to the vertical format converter 300 and the horizontal format converter 400.
[0033] The clock multiplexer [0033] 102 of the mode generator 100 provides a required clock to the vertical format converter 300 and the horizontal format converter 400 in accordance with the control signal of the mode detector 101.
[0034] The format converter [0034] 200 generally requires four kinds of clocks.
[0035] Proper format conversion and display processing are performed using two clocks A and B input to the clock multiplexer [0035] 102, and two clocks C and D for format conversion, selectively output from the clock multiplexer 102. It is assumed that the clock A is an input clock and the clock B is a display clock. The clocks C and D may be input clocks or display clocks in accordance with the operational mode. In this case, the input clock is synchronized with the input video while the display clock is synchronized with the output video. The frequency of the input clock and the frequency of the display clock are varied in accordance with the size of the input video and the size of the output video.
[0036] As described above, the two clocks C and D applied to the format converter [0036] 200 are varied in accordance with the sizes of the input and output videos, and clocks as shown in Table 1 below are output. TABLE 1 Clock selection according to conversion ratiovertical horizontal clock for clock for format format vertical format horizontal conversion conversion conversion format ratio ratio (clock C) conversion (clock D) increase or as increase or as display clock display clock it is it is (clock B) (clock B) decrease decrease input clock input clock (clock A) (clock A) decrease increase or as input clock display clock it is (clock A) (clock B) increase or as decrease display clock input clock it is (clock B) (clock A)
[0037] In other words, if the input video is output either by increase or as it is, the display clock is required during format conversion. If the input video is output by decrease, the input clock is required during format conversion. This is equally applied to vertical format conversion and horizontal format conversion. [0037]
[0038] The format converter [0038] 200 is operated by an input operational mode signal in total five modes as shown in FIGS. 3a to 3 e.
[0039] In other words, for normal format conversion, the format converter [0039] 200 is operated in four modes as shown in FIGS. 3a to 3 d. If the size of the input video is equal to the size of the output video, the format converter 200 can be operated in a mode as shown in FIG. 3a or FIG. 3e. Also, in case of conversion of various modes as shown in FIGS. 3a to 3 d, the mode of the format converter 200 is converted to other mode after passing through the mode of FIG. 3e, so as to perform stable operation.
[0040] At this time, the mode conversion of the format converter [0040] 200 is performed in such a manner that a plurality of multiplexers located within the format converter 200 are controlled by the selection signal of the mode detector 101.
[0041] For example, if the size of the output video is equal to or greater than the size of the input video, the format converter [0041] 200 is operated in a mode A of FIG. 3a. That is, in the mode A, the input video is stored in the memory 900 through the multiplexer 600 and the write interface 700. Then, the vertical format converter 300 increases the number of the vertical lines while the horizontal format converter 400 increases the number of the horizontal pixels. The finally processed video is output to the display device through the multiplexer 500. At this time, the clocks C and D provided to the vertical format converter 300 and the horizontal format converter 400 through the clock multiplexer 102 are display clocks B.
[0042] Furthermore, if the size of the output video is smaller than the size of the input video in horizontal and vertical directions, the format converter [0042] 200 is operated in a mode B of FIG. 3b. That is, the input video is stored in the memory 900 through the multiplexer 600 and the write interface 700 after the number of the horizontal pixels are decreased through the horizontal format converter 400 and the number of the vertical lines are decreased through the vertical format converter 300. Then, the decreased video stored in the memory 900 is output to the display device through the memory read interface 800 and the multiplexer 500. At this time, the clocks C and D provided to the vertical format converter 300 and the horizontal format converter 400 through the clock multiplexer 102 are input clocks A.
[0043] If the size of the output video decreases vertically and increases horizontally, the format converter [0043] 200 is operated in a mode C of FIG. 3c. That is, the input video is stored in the memory 900 through the multiplexer 600 and the write interface 700 after the number of the vertical lines are decreased through the vertical format converter 300. Then, the video stored in the memory 900 is output to the horizontal format converter 400 through the read interface 800. The horizontal format converter 400 increases the number of the horizontal pixels of the input video and then output the finally processed video to the display device through the multiplexer 500. At this time, the clock C provided to the vertical format converter 300 through the clock multiplexer 102 is the input clock A, and the clock D provided to the horizontal format converter 400 is the display clock B.
[0044] If the size of the output video decreases horizontally and increases vertically, the format converter [0044] 200 is operated in a mode D of FIG. 3d. That is, the input video is stored in the memory 900 through the multiplexer 600 and the write interface 700 after the number of the horizontal pixels are decreased through the horizontal format converter 400. Then, the video stored in the memory 900 is output to the vertical format converter 300 through the read interface 800. The vertical format converter 300 increases the number of the vertical lines of the input video and then output the finally processed video to the display device through the multiplexer 500. At this time, the clock C provided to the vertical format converter 300 through the clock multiplexer 102 is the display clock B, and the clock D provided to the horizontal format converter 400 is the input clock A.
[0045] The above operation is performed in such a manner that a required clock is provided to each format converter [0045] 200 and a path of video data is controlled by the multiplexer.
[0046] Meanwhile, when one operational mode is changed to other operational mode, the clock applied to the horizontal format converter [0046] 400 and the vertical format converter 300 is varied on one or two frame periods. In this case, abnormal operation may be performed. To avoid abnormal operation, the mode E may be performed as shown in FIG. 3e.
[0047] Also, in even case that the size of the input video is equal to the size of the output video, the mode E may be performed as shown in FIG. 3[0047] e. That is, in the mode E, the input video is stored in the memory 900 through the multiplexer 600 and the write interface 700 and the output through the read interface 800 and the multiplexer 500. At this time, the vertical format converter 300 and the horizontal format converter 400 are not operated.
[0048] As described above, in the present invention, a structure of the format converting apparatus is properly varied in accordance with the sizes of the input and output videos. It is possible to reduce the capacity of the memory and hardware by properly controlling the clock required for format conversion. To this end, it is important that the clock is properly distributed. Particularly, when converting the mode, a separate mode (mode E) is provided. The mode E enables stable operation in various modes and in even case of mode conversion. [0048]
[0049] As aforementioned, the video format converting apparatus according to the present invention has the following advantages. [0049]
[0050] When various kinds of input videos are format converted to various kinds of output videos, it is possible to reduce the capacity of required hardware and the capacity of the memory. Thus, a minimum memory band width is required. [0050]
[0051] While the present invention has been described and illustrated herein with reference to the preferred embodiments thereof, it will be apparent to those skilled in the art that various modifications and variations can be made therein without departing from the spirit and scope of the invention. Thus, it is intended that the present invention covers the modifications and variations of this invention that come within the scope of the appended claims and their equivalents. [0051]
权利要求:
Claims (17)
[1" id="US-20010007477-A1-CLM-00001] 1. A video format converting apparatus comprising:
a mode generator for determining a format conversion operational mode after receiving format data of input and output videos, and generating a control signal and a clock required for vertical/horizontal format conversion in the determined operational mode; and
a format converter of which input/output data path is controlled by the control signal in the determined operational mode, for synchronizing a video input through the selected input/output data path with the clock, and format converting the video in vertical and horizontal directions.
[2" id="US-20010007477-A1-CLM-00002] 2. The video format converting apparatus of
claim 1 , wherein the mode generator outputs a display clock synchronized with the output video if increase of the input video is required, and outputs an input clock synchronized with the input video if decrease of the input video is required.
[3" id="US-20010007477-A1-CLM-00003] 3. The video format converting apparatus of
claim 1 , wherein the format converter includes a vertical format converter for vertically increasing or decreasing the input video, a horizontal format converter for horizontally increasing or decreasing the input video, and a memory for storing either the input video or the video vertically or horizontally decreased in accordance with the operational mode determined by the mode generator and outputting the stored video to a display device without further processing or outputting the stored video to the display device after format converting it through the vertical format converter or the horizontal format converter.
[4" id="US-20010007477-A1-CLM-00004] 4. The video format converting apparatus of
claim 3 , wherein the vertical format converter includes:
a selector for selectively outputting one of the input video, the output video of the horizontal format converter, and the output video of the memory under the control of the mode generator; and
a vertical format converter for increasing or decreasing the number of vertical lines of the video output from the selector.
[5" id="US-20010007477-A1-CLM-00005] 5. The video format converting apparatus of
claim 4 , wherein the selector selects the video output from the memory under the control of the mode generator if it is determined that increase of the video is required in vertical and horizontal directions, or increase of the video is required in vertical direction and decrease of the video is required in horizontal direction, selects the video output from the horizontal format converter if it is determined that decrease of the video is required in vertical and horizontal directions, and selects the input video if it is determined that decrease of the video is required in vertical direction and increase of the video is required in horizontal direction.
[6" id="US-20010007477-A1-CLM-00006] 6. The video format converting apparatus of
claim 3 , wherein the mode generator outputs a display clock synchronized with the output video to the vertical format converter if it is determined that increase of the input video is required in vertical direction, and outputs an input clock synchronized with the input video to the vertical format converter if it is determined that decrease of the input video is required in vertical direction.
[7" id="US-20010007477-A1-CLM-00007] 7. The video format converting apparatus of
claim 3 , wherein the horizontal format converter includes:
a selector for selectively outputting one of the input video, the output video of the vertical format converter, and the output video of the memory under the control of the mode generator; and
a horizontal format converter for increasing or decreasing the number of horizontal pixels of the video output from the selector.
[8" id="US-20010007477-A1-CLM-00008] 8. The video format converting apparatus of
claim 7 , wherein the selector selects the output video of the vertical format converter under the control of the mode generator if it is determined that increase of the video is required in vertical and horizontal directions, selects the input video if it is determined that decrease of the video is required in vertical and horizontal directions, or increase of the video is required in vertical direction and decrease of the video is required in horizontal direction, and selects the output video of the memory if it is determined that decrease of the video is required in vertical direction and increase of the video is required in horizontal direction.
[9" id="US-20010007477-A1-CLM-00009] 9. The video format converting apparatus of
claim 3 , wherein the mode generator outputs the display clock synchronized with the output video to the horizontal format converter if it is determined that increase of the input video is required in horizontal direction, and outputs the input clock synchronized with the input video to the horizontal format converter if it is determined that decrease of the input video is required in horizontal direction.
[10" id="US-20010007477-A1-CLM-00010] 10. The video format converting apparatus of
claim 3 , wherein if it is determined by the mode generator that increase of the input video is required in vertical and horizontal directions, the input video is stored in the memory of the format converter under the control of the mode generator and input to the vertical format converter to increase the number of vertical lines, the video having the increased number of the vertical lines being input to the horizontal format converter to increase the number of horizontal pixels and then output to the display device.
[11" id="US-20010007477-A1-CLM-00011] 11. The video format converting apparatus of
claim 3 , wherein if it is determined by the mode generator that decrease of the input video is required in vertical and horizontal directions, the input video is input to the horizontal format converter under the control of the mode generator to decrease the number of the horizontal pixels, the video having the decreased number of the horizontal pixels being input to the vertical format converter to decrease the number of the vertical lines, and the video decreased in vertical and horizontal directions being stored in the memory and then output to the display device.
[12" id="US-20010007477-A1-CLM-00012] 12. The video format converting apparatus of
claim 3 , wherein if it is determined by the mode generator that decrease of the input video is required in vertical direction and increase of the input video is required in horizontal direction, the input video is input to the vertical format converter under the control of the mode generator to decrease the number of the vertical lines, the video having the decreased number of the vertical lines being stored in the memory, being input to the horizontal format converter to increase the number of horizontal pixels, and being finally output to the display device.
[13" id="US-20010007477-A1-CLM-00013] 13. The video format converting apparatus of
claim 3 , wherein if it is determined by the mode generator that increase of the input video is required in vertical direction and decrease of the input video is required in horizontal direction, the input video is input to the horizontal format converter under the control of the mode generator to decrease the number of the horizontal pixels, the video having the decreased number of the horizontal pixels being stored in the memory, being input to the vertical format converter to increase the number of the vertical lines, and being finally output to the display device.
[14" id="US-20010007477-A1-CLM-00014] 14. The video format converting apparatus of
claim 3 , wherein if it is determined by the mode generator that the size of the input video is equal to the size of the output video, the input video is stored in the memory under the control of the mode generator and then output to the display device.
[15" id="US-20010007477-A1-CLM-00015] 15. The video format converting apparatus of
claim 3 , wherein if it is determined by the mode generator that one operational mode is changed to other operational mode, the input video is operated in a corresponding changed mode after being stored in the memory under the control of the mode generator and then output to the display device.
[16" id="US-20010007477-A1-CLM-00016] 16. The video format converting apparatus of
claim 3 , wherein the format converter further includes a selector for selectively outputting one of output videos from the vertical format converter, the horizontal format converter, and the memory under the control signal according to the operational mode determined by the mode generator.
[17" id="US-20010007477-A1-CLM-00017] 17. The video format converting apparatus of
claim 3 , wherein the format converter further includes a selector for selectively outputting one of the input video, the output videos from the vertical and horizontal format converters under the control signal according to the operational mode determined by the mode generator.
类似技术:
公开号 | 公开日 | 专利标题
US6683655B2|2004-01-27|Video format converting apparatus
KR20070074740A|2007-07-18|Apparatus and method of processing video signal not requiring high memory bandwidth
US6147717A|2000-11-14|Display service for displaying video images of multiple channels on a screen
US6229574B1|2001-05-08|Screen ratio converter for digital TV
KR0174152B1|1999-04-01|Image size adjusting apparatus of pigital display monitor
US6175387B1|2001-01-16|Device for converting video received in digital TV
US6515707B1|2003-02-04|Image frame synchronizing apparatus and method thereof
US4971448A|1990-11-20|Video signal processing circuit
KR100272447B1|2000-11-15|Multi-picture display conteoller
US6327005B1|2001-12-04|Display device and method in digital TV
US7389004B2|2008-06-17|Image processing apparatus
US20030048383A1|2003-03-13|Multi-picture display
US6359660B1|2002-03-19|Semiconductor integrated circuit for converting macro-block data into raster data which is adaptable to various formats
KR100577195B1|2006-05-10|Apparatus for generating multi screen
JP2010263394A|2010-11-18|Video signal processor
KR200283945Y1|2002-09-19|Multi-screen splitter with picture quality protection
JP2003274372A|2003-09-26|Image format converting device whose line memory is reduced in capacity
KR100404217B1|2003-11-05|format converter apparatus for double rate
JP2000242549A|2000-09-08|Line memory constructing method and line memory
KR20020017281A|2002-03-07|image data processor and digital TV employing the same
KR100209958B1|1999-07-15|A method for a picture-in-picture output controlling and an apparatus for performing the same
US6785271B2|2004-08-31|Group switching system for multiple-channel data
KR0168999B1|1999-03-20|Video cassette recorder
KR20030060617A|2003-07-16|apparatus and method for format conversion of variable structure
JP2918049B2|1999-07-12|Storage method for picture-in-picture
同族专利:
公开号 | 公开日
KR100359816B1|2002-11-07|
US6683655B2|2004-01-27|
KR20010069146A|2001-07-23|
引用文献:
公开号 | 申请日 | 公开日 | 申请人 | 专利标题
EP1345433A2|2002-03-14|2003-09-17|Fujitsu Limited|Image format conversion|
US20050225673A1|2002-05-17|2005-10-13|Knox Michael D|Method and system for vfc memory management|
KR100817998B1|2001-11-01|2008-03-31|이스트맨 코닥 캄파니|A method for reducing the power used by emissive display devices|KR100225072B1|1996-12-18|1999-10-15|윤종용|Format converter|
KR100251967B1|1998-02-28|2000-04-15|윤종용|Scan format converter|
KR100268061B1|1998-08-20|2000-10-16|윤종용|Video format mode detector|US7271817B2|2001-05-11|2007-09-18|Thomson Licensing|Aspect ratio conversion for imagers having random row access|
KR100429993B1|2001-09-12|2004-05-03|엘지전자 주식회사|Compensation method and apparatus for system clock signal of video display processor|
KR100423455B1|2001-10-24|2004-03-18|삼성전자주식회사|Device for processing image signal and method therein|
KR100860174B1|2001-12-06|2008-09-24|엘지전자 주식회사|Image display device and operating method for thereof|
KR100404218B1|2002-01-07|2003-11-05|엘지전자 주식회사|Video Processing Apparatus for DTV|
KR20030060617A|2002-01-10|2003-07-16|엘지전자 주식회사|apparatus and method for format conversion of variable structure|
KR100441552B1|2002-01-22|2004-07-23|삼성전자주식회사|Apparatus and method for image transformation|
US7825986B2|2004-12-30|2010-11-02|Mondo Systems, Inc.|Integrated multimedia signal processing system using centralized processing of signals and other peripheral device|
US7653447B2|2004-12-30|2010-01-26|Mondo Systems, Inc.|Integrated audio video signal processing system using centralized processing of signals|
US8015590B2|2004-12-30|2011-09-06|Mondo Systems, Inc.|Integrated multimedia signal processing system using centralized processing of signals|
KR100719364B1|2005-05-23|2007-05-17|삼성전자주식회사|Video scaler having minimum output memory and method for selecting the same|
KR100793965B1|2005-11-07|2008-01-16|삼성전자주식회사|Broadcast receiving device for capturing broadcast image and method thereof|
KR100744120B1|2006-01-10|2007-08-01|삼성전자주식회사|Video signal scaler and video signal processing apparatus having the same|
US8032004B2|2006-08-14|2011-10-04|Vmedia Research, Inc.|Multimedia presentation format|
法律状态:
2001-01-12| AS| Assignment|Owner name: LG ELECTRONICS INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HAN, DONG IL;REEL/FRAME:011475/0940 Effective date: 20010105 |
2004-01-08| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
2007-06-29| FPAY| Fee payment|Year of fee payment: 4 |
2011-06-28| FPAY| Fee payment|Year of fee payment: 8 |
2015-07-21| FPAY| Fee payment|Year of fee payment: 12 |
优先权:
申请号 | 申请日 | 专利标题
KR2000-1420||2000-01-12||
KR1020000001420A|KR100359816B1|2000-01-12|2000-01-12|Apparatus for converting format|
[返回顶部]