• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    There is disclosed a resin-sealed semiconductor device in which plural circuit portions integrally having inner and outer terminals are arranged two-dimensionally substantially in a plane and electrically independent of one another, and have leads for integrally interconnecting the inner and outer terminals, surfaces of the circuit portions are semiconductor element mounted faces with the inner and outer terminals and the leads forming one plane, the inner terminals and the leads are thinner than the outer terminals, back surfaces of the circuit portions are provided with terminal faces of the inner and outer terminals, a terminal mounted face of the semiconductor element is mounted via an insulating layer onto the semiconductor element mounted faces of the circuit portions, and the semiconductor element terminals are electrically connected with wires to the terminal faces of the inner terminal, and the whole is sealed with a resin in such a manner that the outer terminals are partially exposed to the outside. An occupation ratio of the semiconductor element in the semiconductor device is enhanced, the semiconductor device can be miniaturized, and a mounting density onto a circuit board can be enhanced. By forming outer electrodes on the outer terminals, multiple pins can further be provided, which is difficult with a small-sized semiconductor device such as conventional TSOP and the like.
    公开号:US20010007285A1
    申请号:US09/804,149
    申请日:2001-03-13
    公开日:2001-07-12
    发明作者:Syuichi Yamada；Makoto Nakamura；Takayuki Takeshita；Hiroshi Yagi
    申请人:Dai Nippon Printing Co Ltd；
    IPC主号:H01L21-6835
    专利说明:
    [0001] (i) Field of the Invention [0001]
    [0002] The present invention relates to a resin-sealed semiconductor device with a semiconductor element mounted thereon, a circuit member for use therein and a method of manufacturing a circuit member. [0002]
    [0003] (ii) Description of the Related Art [0003]
    [0004] Recently, there has been a tendency (trend) toward the progress of technique for high integration and miniaturization and toward the sophistication and lightening/shortening of electrical equipment. Therefore, semiconductor devices represented by ASIC of LSI have increasingly advanced in high integration and high function. [0004]
    [0005] To accompany the advancement, also in a sealed-type semiconductor device using a lead frame, the trend of its development has progressed via surface mounting type packages such as SOJ (Small Outline J-Bend Package) and QFP (Quad Flat Package) to the miniaturization of a package mainly by thinning the package like TSOP (Thin Small Outline Package) and further to a structure of LOC (Lead On Chip) which aims at improvement of a chip containing efficiency by three-dimensionally constructing the inside of a package. [0005]
    [0006] However, the resin-sealed semiconductor device is requested not only to be highly integrated and sophisticated but also to be provided with multiple pins and have a thinned and miniaturized structure. Even in the conventional package described above, since leads are drawn around in an outer peripheral portion of a semiconductor element, the miniaturization of the package is limited. [0006]
    [0007] Furthermore, in the small package such as TSOP and the like, the provision of multiple pins is also limited in respect of the drawing-around of leads and the pin pitch. [0007] SUMMARY OF THE INVENTION
    [0008] Wherefore, an object of the invention is to realize a resin-sealed semiconductor device which has a high occupation ratio of a semiconductor element and can be miniaturized, enhance a mounting density onto a circuit board and further provide multiple pins and to provide a circuit member for use in the semiconductor device and a method of manufacturing the circuit member. [0008]
    [0009] To attain this and other objects, the invention provides a resin-sealed semiconductor device in which plural circuit portions integrally having inner terminals and outer terminals are arranged two-dimensionally substantially in a plane and electrically independent of one another, the inner terminals of the circuit portions are electrically connected to terminals of a semiconductor element with wires and the whole is sealed with a resin in such a manner that the outer terminals are partially exposed to the outside. In the device, the circuit portions have leads for integrally interconnecting the inner terminals and the outer terminals, surfaces of the circuit portions are semiconductor element mounted faces on which the inner terminals, the leads and the outer terminals form one plane, the inner terminals and the leads are thinner than the outer terminals, back surfaces of the circuit portions are provided with terminal faces of the inner terminals and terminal faces of the outer terminals, the semiconductor element is mounted in such a manner that a terminal mounted face of the semiconductor element is mounted via an insulating layer on the semiconductor element mounted faces of the circuit portions, and the terminals of the semiconductor element are electrically connected with wires to the terminal faces of the inner terminals. [0009]
    [0010] The invention also provides a resin-sealed semiconductor device in which plural circuit portions integrally having inner terminals and outer terminals are arranged two-dimensionally substantially in a plane and electrically independent of one another, the inner terminals of the circuit portions are electrically connected to terminals of a semiconductor element with wires and the whole is sealed with a resin in such a manner that the outer terminals are partially exposed to the outside. In the device, the circuit portions have leads for integrally interconnecting the inner terminals and the outer terminals, surfaces of the circuit portions are semiconductor element mounted faces on which the inner terminals, the leads and the outer terminals form one plane, the inner terminals and the leads are thinner than the outer terminals, the surfaces of the circuit portions are provided with terminal faces of the inner terminals, back surfaces of the circuit portions are provided with terminal faces of the outer terminals, the semiconductor element is mounted in such a manner that a face opposite to a terminal mounted face of the semiconductor element is mounted via an insulating layer on the semiconductor element mounted faces of the circuit portions, and the terminals of the semiconductor element are electrically connected with wires to the terminal faces of the inner terminals. [0010]
    [0011] The invention provides a circuit member for use in manufacture of a resin-sealed semiconductor device in which plural circuit portions integrally having inner terminals and outer terminals are arranged two-dimensionally substantially in a plane and electrically independent of one another, the inner terminals of the circuit portions are electrically connected to terminals of a semiconductor element with wires and the whole is sealed with a resin in such a manner that the outer terminals are partially exposed to the outside. The circuit member comprises an outer frame member and plural circuit portions extended from the outer frame member via connection leads independent of one another. The circuit portions are arranged two-dimensionally substantially in a plane. Each circuit portion is constituted by integrally interconnecting the outer terminal, a lead and the inner terminal in this sequence to a tip end of each connection lead. Surfaces of the circuit portions are semiconductor element mounted faces on which the inner terminals, the leads and the outer terminals form one plane, and the inner terminals and the leads are thinner than the outer terminals. [0011]
    [0012] The invention also provides a circuit member for use in manufacture of a resin-sealed semiconductor device in which plural circuit portions integrally having inner terminals and outer terminals are arranged two-dimensionally substantially in a plane and electrically independent of one another, the inner terminals of the circuit portions are electrically connected to terminals of a semiconductor element with wires and the whole is sealed with a resin in such a manner that the outer terminals are partially exposed to the outside. The circuit member comprises an outer frame member and plural circuit portions extended from the outer frame member via connection leads independent of one another. The circuit portions are arranged two-dimensionally substantially in a plane. Each circuit portion is constituted by integrally interconnecting the inner terminal, a lead and the outer terminal in this sequence to a tip end of each connection lead. Surfaces of the circuit portions are semiconductor element mounted faces on which the inner terminals, the leads and the outer terminals form one plane, and the inner terminals and the leads are thinner than the outer terminals. [0012]
    [0013] The invention provides a method of manufacturing a circuit member for a resin-sealed semiconductor device in which plural circuit portions integrally having inner terminals and outer terminals are arranged two-dimensionally substantially in a plane and electrically independent of one another, the inner terminals of the circuit portions are electrically connected to terminals of a semiconductor element with wires and the whole is sealed with a resin in such a manner that the outer terminals are partially exposed to the outside. The method has an outer configuration processing process of half-etching a conductive board with one face of the conductive board being left as a surface to form the circuit member provided with an outer frame member and plural circuit portions extended from the outer frame member via connection leads independent of one another. In the outer configuration processing process, plural circuit portions are arranged two-dimensionally substantially in a plane, and each circuit portion is constituted by integrally interconnecting the outer terminal, a lead and the inner terminal in this sequence to a tip end of each connection lead. Surfaces of the circuit portions are made as semiconductor element mounted faces on which the inner terminals, the leads and the outer terminals form one plane, the inner terminals and the leads are made thinner than the conductive board, and the outer terminals are made as thick as the conductive board. [0013]
    [0014] The invention further provides a method of manufacturing a circuit member for a resin-sealed semiconductor device in which plural circuit portions integrally having inner terminals and outer terminals are arranged two-dimensionally substantially in a plane and electrically independent of one another, the inner terminals of the circuit portions are electrically connected to terminals of a semiconductor element with wires and the whole is sealed with a resin in such a manner that the outer terminals are partially exposed to the outside. The method has an outer configuration processing process of half-etching a conductive board with one face of the conductive board being left as a surface to form the circuit member provided with an outer frame member and plural circuit portions extended from the outer frame member via connection leads independent of one another. In the outer configuration processing process, plural circuit portions are arranged two-dimensionally substantially in a plane, and each circuit portion is constituted by integrally interconnecting the inner terminal, a lead and the outer terminal in this sequence to a tip end of each connection lead. Surfaces of the circuit portions are made as semiconductor element mounted faces on which the inner terminals, the leads and the outer terminals form one plane, the inner terminals and the leads are made thinner than the conductive board, and the outer terminals are made as thick as the conductive board. [0014]
    [0015] In the aforementioned invention, the occupation ratio of the semiconductor element in the resin-sealed semiconductor device is raised, the semiconductor device can be miniaturized, and a mounting density onto a circuit board can be enhanced. Furthermore, by forming outer electrodes on the outer terminals, multiple pins can be easily mounted, which is difficult in the conventional TSOP or another small-sized semiconductor device. [0015] BRIEF DESCRIPTION OF THE DRAWINGS
    [0016] FIG. 1 is a diagrammatic view showing a structure of an embodiment of a resin-sealed semiconductor device according to the invention. [0016]
    [0017] FIG. 2 is a plan view of the resin-sealed semiconductor device of FIG. 1 seen from an outer-electrode side. [0017]
    [0018] FIG. 3 is a perspective view of the outer-electrode side of the resin-sealed semiconductor device shown in FIG. 1. [0018]
    [0019] FIG. 4 is an enlarged perspective view showing one circuit portion of the resin-sealed semiconductor device shown in FIG. 1. [0019]
    [0020] FIG. 5 is a diagrammatic view showing a constitution of another embodiment of the resin-sealed semiconductor device according to the invention. [0020]
    [0021] FIG. 6 is a diagrammatic view showing a constitution of another embodiment of the resin-sealed semiconductor device according to the invention. [0021]
    [0022] FIG. 7 is a diagrammatic view showing a constitution of another embodiment of the resin-sealed semiconductor device according to the invention. [0022]
    [0023] FIG. 8 is a plan view of the resin-sealed semiconductor device of FIG. 7 seen from an outer-electrode side. [0023]
    [0024] FIG. 9 is a perspective view of the outer-electrode side of the resin-sealed semiconductor device shown in FIG. 7. [0024]
    [0025] FIG. 10 is an enlarged perspective view showing one circuit portion of the resin-sealed semiconductor device shown in FIG. 7. [0025]
    [0026] FIG. 11 is a diagrammatic view showing a constitution of another embodiment of the resin-sealed semiconductor device according to the invention. [0026]
    [0027] FIG. 12 is a diagrammatic view showing a constitution of another embodiment of the resin-sealed semiconductor device according to the invention. [0027]
    [0028] FIG. 13 is a plan view showing an embodiment of a circuit member according to the invention. [0028]
    [0029] FIG. 14 is an enlarged perspective view of a section of the circuit member surrounded with a chain line III shown in FIG. 13 as seen from a back-surface side. [0029]
    [0030] FIG. 15 is a plan view showing another embodiment of the circuit member according to the invention. [0030]
    [0031] FIG. 16 is an enlarged perspective view of a section of the circuit member surrounded with a chain line V shown in FIG. 15 as seen from a back-surface side. [0031]
    [0032] FIG. 17 is a process diagram showing an embodiment of a method of manufacturing the circuit member according to the invention. [0032]
    [0033] FIG. 18 is a process diagram showing a method of manufacturing the resin-sealed semiconductor device shown in FIGS. [0033] 1 to 4 by using the circuit member according to the invention.
    [0034] FIG. 19 is a process diagram showing anther embodiment of the method of manufacturing the circuit member according to the invention. [0034]
    [0035] FIG. 20 is a process diagram showing a method of manufacturing the resin-sealed semiconductor device shown in FIGS. [0035] 7 to 10 by using the circuit member according to the invention. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0036] Preferred embodiments of the invention will be described with reference to the accompanying drawings. [0036]
    [0037] Resin-sealed Semiconductor Device [0037]
    [0038] First, a resin-sealed semiconductor device of the invention will be described. [0038]
    [0039] FIG. 1 is a diagrammatic view showing a resin-sealed semiconductor device according to an embodiment of the invention, and FIG. 2 is a view of the resin-sealed semiconductor device shown in FIG. 1 as seen from an outer-terminal side. FIG. 3 is a perspective view clearly showing the outer-terminal side and side faces of the resin-sealed semiconductor device shown in FIG. 1. Furthermore, FIG. 4 is an enlarged perspective view showing one circuit portion of the resin-sealed semiconductor device shown in FIG. 1. Additionally, FIG. 1 is a vertical sectional view taken along a one-dot chain line I—I of FIG. 2. Moreover, to facilitate the understanding of a positional relationship of the circuit portion and a semiconductor element in FIG. 2, the circuit portion is shown by a two-dot chain line while the semiconductor element is shown by a chain line. [0039]
    [0040] In a resin-sealed semiconductor device [0040] 1 shown in FIGS. 1 to 4, plural circuit portions 30A are arranged two-dimensionally substantially in a plane and electrically independent of one another. The circuit portion 30A has a lead 33 for integrally interconnecting an inner terminal 31 and an outer terminal 32. Furthermore, since the resin-sealed semiconductor device 1 is manufactured by using a circuit member described later, a connection lead 34 remains extending from the outer terminal 32 toward the side face of the resin-sealed semiconductor device 1. A surface 30S of the circuit portion 30A is a semiconductor element mounted face on which the inner terminal 31, the lead 33 and the outer terminal 32 form one plane. Additionally, the inner terminal 31 and the lead 33 are thinner than the outer terminal 32, and a back surface 30B of the circuit portion 30A is provided with a terminal face 31S of the inner terminal 31 and a terminal face 32S of the outer terminal 32. Therefore, on the back surface 30B of the circuit portion 30A, the terminal face 32S of the outer terminal 32 is protruded in a convex configuration from the back surface. Additionally, a silver plating layer 60 is formed on the terminal face 31S of the inner terminal 31.
    [0041] For a semiconductor element [0041] 10, a face of the semiconductor element 10 on the side of terminals 11 is mounted via insulating layers 20 on the semiconductor element mounted faces 30S of the circuit portions 30A. The terminals 11 of the semiconductor element 10 are electrically connected with wires 40 to the terminal faces 31S (the silver plating layers 60) of the inner terminals 31.
    [0042] The semiconductor element [0042] 10, the circuit portions 30A and the wires 40 are sealed with a sealing member 50 in such a manner that the outer terminals 32 are partially exposed to the outside. For the sealing member 50, a known sealing resin material for use in the resin-sealed semiconductor device can be used. In the embodiment shown in FIG. 1, only the terminal faces 32S of the outer terminals 32 are exposed to the outside, and outer electrodes 70 consisting of solders are formed on the exposed faces. Thereby, a BGA (Ball Grid Array) type semiconductor device is formed. When the resin-sealed semiconductor device 1 is mounted on the circuit board, the outer terminals 32 can be electrically connected to an outside circuit by melting and solidifying the outer electrodes 70.
    [0043] In the resin-sealed semiconductor device [0043] 1, at least the terminal faces 31S of the inner terminals 31 are made flat through coining, and the silver plating layers 60 are formed on the terminal faces 31S.
    [0044] Furthermore, in the resin-sealed semiconductor device [0044] 1, the terminals 11 of the semiconductor element 10 are arranged along a center line 10 c between a pair of sides 10 a of the terminal mounted face of the semiconductor element 10 (refer to FIGS. 1 and 2). On the other hand, the inner terminals 31 of the circuit portions 30A are arranged along the center line 10 c to sandwich the center line 10 c from opposite sides. As aforementioned, the terminal mounted face of the semiconductor element 10 is laid via the insulating layers 20 on the surfaces (semiconductor element mounted faces) 30S of the circuit portions 30A, and this structure is called LOC (Lead On Chip). Moreover, in the resin-sealed semiconductor device 1, a resin sealed region is substantially adapted to a size of the semiconductor element 10, and the structure is called CSP (Chip Size Package) in which the outer configuration dimension of the semiconductor device is substantially the same as that of the semiconductor element.
    [0045] In the embodiment shown in FIG. 1, the insulating layer [0045] 20 is provided with adhesive layers 25 on opposite faces of an electrically insulating base film 23, or a marketed dia-touch agent can be used. For example, an adhesive double coated tape like UX1W (manufactured by Kabushiki Kaisha Tomoegawa Seishisho) with RXF layers (adhesives manufactured by Kabushiki Kaisha Tomoegawa Seishisho) formed on opposite faces of UPLEX (electrically insulating base film manufactured by Ube Kosan Kabushiki Kaisha) can be used. Additionally, a 42 alloy (Fe alloy containing 41% of Ni), a copper alloy or the like is used as a material of the circuit portion 30A.
    [0046] FIG. 5 is a diagrammatic view showing a constitution of another embodiment of the resin-sealed semiconductor device according to the invention. As shown in FIG. 5, in a resin-sealed semiconductor device [0046] 2 of the invention, different from the aforementioned resin-sealed semiconductor device 1, the outer electrodes 70 are not formed on the exposed faces (terminal faces 32S) of the outer terminals 32.
    [0047] FIG. 6 is a diagrammatic view showing a constitution of another embodiment of the resin-sealed semiconductor device according to the invention. In FIG. 6, a resin-sealed semiconductor device [0047] 3 of the invention is an LOC (Lead On Chip) type semiconductor device which is different from the aforementioned resin-sealed semiconductor device 1 in that the semiconductor element 10 is mounted on the inner terminals 31 subjected to upsetting. By applying the upsetting to the inner terminals 31, a distance between the terminal faces 31S of the inner terminals 31 and an outer-terminal mounted face 50S of the sealing member 50 is increased. Therefore, a sufficient distance “D” can be obtained between the wires 40 connecting the terminals 11 of the semiconductor element 10 to the terminal faces 31S of the inner terminals 31 and the outer-electrode mounted face 50S of the sealing member 50, the wires 40 can be sealed more firmly. In the resin-sealed semiconductor device 3, the exposed faces (terminal faces 32S) of the outer terminals 32 are not provided with the outer electrodes 70 in the same manner as the resin-sealed semiconductor device 2.
    [0048] Additionally, the number of terminals, the arrangement of the terminals and the like in the resin-sealed semiconductor device [0048] 1, 2 or 3 are shown by way of illustration, and it is natural that the invention is not restricted to the embodiments. For example, by two-dimensionally arranging the terminals 11 along four sides of the semiconductor element 10 and by arranging the circuit portions 30A along a periphery of the semiconductor element 10, more pins can further be mounted on the resin-sealed semiconductor device 1, 2 or 3.
    [0049] FIG. 7 is a diagrammatic view showing another embodiment of the resin-sealed semiconductor device according to the invention, and FIG. 8 is a view of the resin-sealed semiconductor device shown in FIG. 7 as seen from an outer-terminal side. FIG. 9 is a perspective view clearly showing the outer-terminal side and side faces of the resin-sealed semiconductor device shown in FIG. 7. Furthermore, FIG. 10 is an enlarged perspective view of one circuit portion of the resin-sealed semiconductor device shown in FIG. 7. Additionally, FIG. 7 is a vertical sectional view taken along a one-dot chain line II—II of FIG. 8. Moreover, to facilitate the understanding of a positional relationship of the circuit portion and a semiconductor element in FIG. 8, the circuit portion is shown by a two-dot chain line while a semiconductor element region is shown by a chain line. [0049]
    [0050] In a resin-sealed semiconductor device [0050] 101 shown in FIGS. 7 to 10, plural circuit portions 130A are arranged two-dimensionally substantially in a plane and electrically independent of one another. The circuit portion 130A has a lead 133 for integrally interconnecting an inner terminal 131 and an outer terminal 132. Furthermore, since the resin-sealed semiconductor device 101 is manufactured by using a circuit member described later, a connection lead 134 remains extending from the outer terminal 132 toward the side face of the resin-sealed semiconductor device 101. A surface 130S of the circuit portion 130A is a semiconductor element mounted face on which the inner terminal 131, the lead 133 and the outer terminal 132 form one plane. Additionally, the inner terminal 131 and the lead 133 are thinner than the outer terminal 132, a surface 130S of the circuit portion 130A is provided with a terminal face 131S of the inner terminal 131, and a back surface 130B of the circuit portion 130A is provided with a terminal face 132S of the outer terminal 132. Therefore, on the back surface 130B of the circuit portion 130A, the terminal face 132S of the outer terminal 132 is protruded in a convex configuration from the back surface. Additionally, a silver plating layer 160 is formed on the terminal face 131S of the inner terminal 131.
    [0051] For a semiconductor element [0051] 110, a face of the semiconductor element 110 opposite to the side of terminals 111 is mounted via an insulating layer 120 on the semiconductor element mounted faces 130S of the circuit portions 130A. The terminals 111 of the semiconductor element 110 are electrically connected with wires 140 to the terminal faces 131S (the silver plating layers 160) of the inner terminals 131.
    [0052] The semiconductor element [0052] 110, the circuit portions 130A and the wires 140 are sealed with a sealing member 150 in such a manner that the outer terminals 132 are partially exposed to the outside. For the sealing member 150, a known sealing resin material for use in the resin-sealed semiconductor device can be used. In the embodiment shown in FIG. 7, only the terminal faces 132S of the outer terminals 132 are exposed to the outside, and outer electrodes 170 consisting of solders are formed on the exposed faces. Thereby, a BGA (Ball Grid Array) type semiconductor device is formed. When the resin-sealed semiconductor device 101 is mounted on the circuit board, the outer terminals 132 can be electrically connected to an outside circuit by melting and solidifying the outer electrodes 170.
    [0053] Moreover, in the resin-sealed semiconductor device [0053] 101, the inner terminals 131 are arranged along each side (four sides) of the semiconductor element 110 and outside a semiconductor element region (region surrounded with a chain line in FIG. 8). As aforementioned, the face of the semiconductor element 110 opposite to the terminal mounted face is laid via the insulating layer 120 on the surfaces (semiconductor element mounted faces) 130S of the circuit portions 130A, and this structure is called COL (Chip On Lead). Moreover, in the resin-sealed semiconductor device 101, a resin sealed region is substantially adapted to a size of the semiconductor element 110, and the structure is called CSP (Chip Size Package) in which the outer configuration dimension of the semiconductor device is substantially the same as that of the semiconductor element.
    [0054] In the embodiment shown in FIG. 7, the insulating layer [0054] 120 is provided with adhesive layers 125 on opposite faces of an electrically insulating base film 123, or a marketed dia-touch agent can be used. For example, an adhesive double coated tape like UX1W (manufactured by Kabushiki Kaisha Tomoegawa Seishisho) with RXF layers (adhesives manufactured by Kabushiki Kaisha Tomoegawa Seishisho) formed on opposite faces of UPLEX (electrically insulating base film manufactured by Ube Kosan Kabushiki Kaisha) can be used. Additionally, a 42 alloy (Fe alloy containing 41% of Ni), a copper alloy or the like is used as a material of the circuit portion 130A.
    [0055] FIG. 11 is a diagrammatic view showing another embodiment of the resin-sealed semiconductor device according to the invention. In FIG. 11, a resin-sealed semiconductor device [0055] 102 of the invention is constituted by providing the circuit portions 130A of the aforementioned resin-sealed semiconductor device 101 with semiconductor mounting leads 135. Specifically, the semiconductor mounting leads 135 are integrally extended from the outer terminals 132 of the circuit portions 130A toward the inside of the resin-sealed semiconductor device 102. The semiconductor mounting lead 135 is thinner than the outer terminal 132, and its surface 135S forms the same plane as the surface (semiconductor element mounted face) 130S of the circuit portion 130A. By provision of the semiconductor mounting leads 135, the semiconductor element 110 can be fixed and mounted onto the circuit portions 130A more firmly.
    [0056] FIG. 12 is a diagrammatic view showing a constitution of another embodiment of the resin-sealed semiconductor device according to the invention. As shown in FIG. 12, in a resin-sealed semiconductor device [0056] 103 of the invention, different from the aforementioned resin-sealed semiconductor device 101, the outer electrodes 170 are not formed on the exposed faces (terminal faces 132S) of the outer terminals 132, and portions to be connected to a printed board are formed of solder paste or the like.
    [0057] Additionally, the number of terminals, the arrangement of the terminals and the like in the resin-sealed semiconductor device [0057] 101, 102 or 103 are shown by way of illustration, and it is natural that the invention is not restricted to the embodiments.
    [0058] Circuit Member [0058]
    [0059] A circuit member of the invention will be described. [0059]
    [0060] FIG. 13 is a plan view showing an embodiment of a circuit member of the invention, and FIG. 14 is an enlarged perspective view of a section surrounded with a chain line III of the circuit member shown in FIG. 13. [0060]
    [0061] In FIGS. 13 and 14, a circuit member [0061] 30 of the invention is a circuit member which can be used in manufacture of the resin-sealed semiconductor device 1, 2 or 3 of the invention, and is provided with an outer frame member 36 and plural circuit portions 30A mutually independently extended from the outer frame member 36 via connection leads 34. A region surrounded with a one-dot chain line IV of FIG. 13 is a region used with a resin sealed therein when the resin-sealed semiconductor device of the invention is manufactured, and a region outside the one-dot chain line IV is finally separated and removed.
    [0062] An outer configuration and an inner opening configuration of the outer frame member [0062] 36 are rectangular. The connection leads 34 are extended from a pair of opposite sides defining an inner opening of the outer frame member 36 into the same plane. The outer frame member 36 usually has the same thickness as the conductive board which is a material of the circuit member 30. Furthermore, as aforementioned, since the region outside the one-dot chain line IV of FIG. 13 is finally separated and removed after resin sealing, as shown in FIG. 1, the connection leads 34 partially remain inside the resin-sealed semiconductor device 1.
    [0063] The circuit portion [0063] 30A is formed by integrally interconnecting the outer terminal 32, the lead 33 and the inner terminal 31 in this sequence on a tip end of the connection lead 34. The inner terminal 31 and the lead 33 are thinner than the outer terminal 32. The thickness of the outer terminal 32 is set to the same thickness as that of the conductive board being the material of the circuit member 30. Additionally, the back surface 30B of the circuit portion 30A is provided with the terminal face 31S of the inner terminal 31 and the terminal face 32S of the outer terminal 32. Moreover, the surface 30S of the circuit portion 30A is a semiconductor element mounted face on which the inner terminal 31, the lead 33 and the outer terminal 32 form one plane. The semiconductor element mounted face is usually constituted by using a surface of the conductive board or material of the circuit member 30 as it is. Therefore, on the back surface 30B of the circuit portion 30A, the terminal face 32S of the outer terminal 32 is protruded in a convex configuration from the back surface. In the embodiment shown in FIG. 14, the terminal face 31S of the inner terminal 31 is made flat through coining.
    [0064] A 42 alloy (Fe alloy containing 41% of Ni), a copper, a copper alloy or the like is used as a material of the circuit member [0064] 30.
    [0065] Additionally, in a case of a circuit member for use in the resin-sealed semiconductor device [0065] 3 of the invention, the inner terminals 31 are subjected to upsetting.
    [0066] Furthermore, the number of terminals, the arrangement of the terminals and the like in the aforementioned circuit member are shown by way of illustration, and it is natural that the invention is not restricted to the embodiment. [0066]
    [0067] FIG. 15 is a plan view showing another embodiment of the circuit member of the invention, and FIG. 16 is an enlarged perspective view of a section surrounded with a chain line V of the circuit member shown in FIG. 15. [0067]
    [0068] In FIGS. 15 and 16, a circuit member [0068] 130 of the invention is a circuit member which can be used in manufacture of the resin-sealed semiconductor device 101, 102 or 103 of the invention, and is provided with an outer frame member 136 and plural circuit portions 130A mutually independently extended from the outer frame member 136 via connection leads 134. A region surrounded with a one-dot chain line VI of FIG. 15 is a region used with a resin sealed therein when the resin-sealed semiconductor device of the invention is manufactured, and a region outside the one-dot chain line VI is finally separated and removed.
    [0069] An outer configuration and an inner opening configuration of the outer frame member [0069] 136 are rectangular. The connection leads 134 are extended from a pair of opposite sides defining an inner opening of the outer frame member 136 into the same plane. The outer frame member 136 usually has the same thickness as the conductive board being a material of the circuit member 130. Furthermore, as aforementioned, since the region outside the one-dot chain line VI of FIG. 15 is finally separated and removed after resin sealing, as shown in FIG. 7, the connection leads 134 partially remain inside the resin-sealed semiconductor device 101.
    [0070] The circuit portion [0070] 130A is formed by integrally interconnecting the inner terminal 131, the lead 133 and the outer terminal 132 in this sequence on a tip end of the connection lead 134. The inner terminal 131 and the lead 133 are thinner than the outer terminal 132. The thickness of the outer terminal 132 is set to the same thickness as that of the conductive board being the material of the circuit member 130. Additionally, the surface 130S of the circuit portion 130A is provided with the terminal face 131S of the inner terminal 131 while the back surface 130B is provided with the terminal face 132S of the outer terminal 132. Moreover, the surface 130S of the circuit portion 130A is a semiconductor element mounted face on which the inner terminal 131, the lead 133 and the outer terminal 132 form one plane. The semiconductor element mounted face is usually constituted by using a surface of the conductive board or material of the circuit member 130 as it is. Therefore, on the back surface 130B of the circuit portion 130A, the terminal face 132S of the outer terminal 132 is protruded in a convex configuration from the back surface.
    [0071] A 42 alloy (Fe alloy containing 41% of Ni), a copper, a copper alloy or the like is used as a material of the circuit member [0071] 130.
    [0072] Furthermore, the number of terminals, the arrangement of the terminals and the like in the aforementioned circuit member are shown by way of illustration, and it is natural that the invention is not restricted to the embodiment. [0072]
    [0073] Method of Manufacturing Circuit Member [0073]
    [0074] A method of manufacturing the circuit member of the invention will be described. [0074]
    [0075] The method of manufacturing the circuit member of the invention is described by using a case where the circuit member [0075] 30 shown in FIGS. 13 and 14 is manufactured.
    [0076] FIG. 17 is a process diagram showing an embodiment of the method of manufacturing the circuit member according to the invention. Each process is shown in a cross section taken along a one-dot chain line VII—VII shown in FIG. 13. [0076]
    [0077] First, a conductive board [0077] 80 with a thickness of about 100 to 250 μm formed of a 42 alloy (Fe alloy containing 41% of Ni) or the like is prepared as a material of the circuit member. After well cleaning the conductive board 80 by degreasing opposite faces 80S or otherwise (FIG. 17A), a photosensitive resist is applied to the opposite faces 80S and dried to form resist layers 82 (FIG. 17B). As the photosensitive resist, a known conventional resist can be used and, for example, a casein resist using a photosensitive material of potassium bichromate, a negative liquefied resist (PMER resist) manufactured by Tokyo Ouka Kogyo Kabushiki Kaisha or the like can be used.
    [0078] Subsequently, after only predetermined sections of the resist layers [0078] 82 are exposed to light via predetermined pattern masks, developing is performed to form resist patterns 82A on one face of the conductive board 80 and resist patterns 82B on the other face (FIG. 17C). In a region on which the inner terminals, the leads and the connection leads are to be formed, one face of the conductive board 80 is not covered with the resist patterns 82A.
    [0079] Subsequently, by using the resist patterns [0079] 82A and 82B as films resistant to etching agents, the conductive board 80 is etched with an etching liquid. The etching proceeds as shown in FIG. 17D, and is completed as shown in FIG. 17E. Since in the region with the inner terminals, the leads and the connection leads to be formed thereon one face of the conductive board 80 is not covered with the resist patterns 82A, the etching proceeds only from one side. This is called a half etching in the invention. Through the half etching, thin-gage portions 83 are formed, and sections in which no resist pattern 82A or 82B is present are melted and removed.
    [0080] For the etching liquid, an aqueous solution of ferric chloride is usually used to spray and etch the opposite faces of the conductive board [0080] 80. By adjusting an etching quantity in the half etching process, a thickness of each thin-gage portion 83 can be regulated.
    [0081] Subsequently, by peeling and removing the resist patterns [0081] 82A and 82B, the inner terminals 31, the leads 33 and the connection leads 34 are formed thinner than the material of the conductive board 80, and the outer terminals 32 and the outer frame member 36 are formed as thick as the material of the conductive board 80 (FIG. 17F). A portion between adjoining inner terminals 31 is separated because the etching proceeds from the opposite faces. The material face 80S of the conductive board 80 is left as one face (surface) of the inner terminal 31, the lead 33 or the connection lead 34. Opposite faces of the outer terminal 32 or the outer frame member 36 are formed by the material faces 80S of the conductive board 80.
    [0082] Subsequently, by coining a terminal-face forming side [0082] 31A of the inner terminal 31, the flat terminal face 31S is formed to obtain the circuit member 30 of the invention (FIG. 17G).
    [0083] Additionally, for reasons of productivity, when etching is performed, plural faces are processed as aforementioned. [0083]
    [0084] Moreover, for the circuit member to be used in the resin-sealed semiconductor device [0084] 3 of the invention, the inner terminal 31 is subjected to upsetting by using a predetermined metal mold. The upsetting may be performed after formation of the silver plating layer 60 described later.
    [0085] A method of manufacturing the resin-sealed semiconductor device [0085] 1 shown in FIGS. 1 to 4 by using the circuit member 30 manufactured as aforementioned will be described with reference to FIG. 18.
    [0086] First, by performing the processes shown in FIG. 17, the circuit member [0086] 30 is prepared (FIG. 18A). Subsequently, after cleaning the circuit member 30, the silver plating layers 60 are formed on the terminal faces 31S of the inner terminals 31 (FIG. 18B). Additionally, instead of the silver plating layers 60, gold plating layers, palladium plating layers or the like may be formed.
    [0087] Subsequently, the face on the side of the terminals [0087] 11 of the semiconductor element 10 is fixed via the insulating layers 20 onto the material face (semiconductor element mounted face) of the circuit member 30, and the semiconductor element 10 is mounted thereon. Subsequently, the terminals 11 of the mounted semiconductor element 10 and the silver plating layers 60 of the inner terminals 31 of the circuit member 30 are electrically connected with the wires 40 (FIG. 18C).
    [0088] Subsequently, the circuit portions [0088] 30A, the semiconductor element 10 and the wires 40 are sealed with the sealing member 50 in such a manner that portions (terminal faces 32S) of the outer terminals 32 are exposed to the outside (FIG. 18D).
    [0089] After sealing with the sealing member [0089] 50, a solder plating or another surface treatment agent is applied to the terminal faces 32S exposed to the outside of the outer terminals, then the outer electrodes 70 consisting of solder balls are formed (FIG. 18E).
    [0090] Subsequently, the connection leads [0090] 34 of the circuit member 30 are cut to remove the outer frame member 36, thereby obtaining the resin-sealed semiconductor device 1 of the invention (FIG. 18F).
    [0091] Additionally, the outer electrode of solder can be formed by applying a solder paste through screen printing, reflowing or the like, and it is sufficient only to obtain a necessary amount of solder for connecting the circuit board and the resin-sealed semiconductor device. [0091]
    [0092] The method of manufacturing the circuit member of the invention will be described by using a case where the circuit member [0092] 130 shown in FIGS. 15 and 16 is manufactured.
    [0093] FIG. 19 is a process diagram showing another embodiment of the method of manufacturing the circuit member according to the invention. Each process is shown in a cross section taken along a one-dot chain line VIII—VIII shown in FIG. 15. [0093]
    [0094] First, a conductive board [0094] 180 with a thickness of about 100 to 250 μm formed of a 42 alloy (Fe alloy containing 41% of Ni) or the like is prepared as a material of the circuit member. After well cleaning the conductive board 180 by degreasing opposite faces 180S or otherwise (FIG. 19A), a photosensitive resist is applied to the opposite faces 180S and dried to form resist layers 182 (FIG. 19B). As the photosensitive resist, a known conventional resist can be used and, for example, a casein resist using a photosensitive material of potassium bichromate, a negative liquefied resist (PMER resist) manufactured by Tokyo Ouka Kogyo Kabushiki Kaisha or the like can be used.
    [0095] Subsequently, after only predetermined sections of the resist layers [0095] 182 are exposed to light via predetermined pattern masks, developing is performed to form resist patterns 182A on one face of the conductive board 180 and resist patterns 182B on the other face (FIG. 19C). In a region on which the inner terminals, the leads and the connection leads are to be formed, one face of the conductive board 180 is not covered with the resist patterns 182A.
    [0096] Subsequently, by using the resist patterns [0096] 182A and 182B as films resistant to etching agents, the conductive board 180 is etched with an etching liquid. The etching proceeds as shown in FIG. 19D, and is completed as shown in FIG. 19E. Since in the region with the inner terminals, the leads and the connection leads to be formed thereon one face of the conductive board 180 is not covered with the resist patterns 182A, the etching proceeds only from one side to perform a half etching. Through the half etching, thin-gage portions 183 are formed, and sections in which no resist pattern 182A or 182B is present are melted and removed.
    [0097] For the etching liquid, an aqueous solution of ferric chloride is usually used to spray and etch the opposite faces of the conductive board [0097] 180. By adjusting an etching quantity in the half etching process, a thickness of each thin-gage portion 183 can be regulated.
    [0098] Subsequently, by peeling and removing the resist patterns [0098] 182A and 182B, the inner terminals 131, the leads 133 and the connection leads 134 are formed thinner than the material of the conductive board 180, and the outer terminals 132 and the outer frame members 136 are formed as thick as the material of the conductive board 180, thereby obtaining the circuit member 130 (FIG. 19F). A portion between adjoining outer terminals 132 is separated because the etching proceeds from the opposite faces. The material face 180S of the conductive board 180 is left as one face (surface) of the inner terminal 131, the lead 133 or the connection lead 134. Opposite faces of the outer terminal 132 or the outer frame member 136 are formed by the material faces 180S of the conductive board 180.
    [0099] Additionally, for reasons of productivity, when etching is performed, plural faces are processed as aforementioned. [0099]
    [0100] A method of manufacturing the resin-sealed semiconductor device [0100] 101 shown in FIGS. 7 to 10 by using the circuit member 130 manufactured as aforementioned will be described with reference to FIG. 20.
    [0101] First, by performing the processes shown in FIG. 19, the circuit member [0101] 130 is prepared (FIG. 20A). Subsequently, after cleaning the circuit member 130, the silver plating layers 160 are formed on the terminal faces 131S of the inner terminals 131 (FIG. 20B). Additionally, instead of the silver plating layers 160, gold plating layers, palladium plating layers or the like may be formed.
    [0102] Subsequently, the face opposite to the side of the terminals [0102] 111 of the semiconductor element 110 is fixed via the insulating layer 120 onto the material face (semiconductor element mounted face) or the terminal faces 131S of the inner terminals 131 inside a region where the inner terminals 131 of the circuit member 130 are formed, and the semiconductor element 110 is mounted thereon. Subsequently, the terminals 111 of the mounted semiconductor element 110 and the silver plating layers 160 of the inner terminals 131 of the circuit member 130 are electrically connected with the wires 140 (FIG. 20C).
    [0103] Subsequently, the circuit portions [0103] 130A, the semiconductor element 110 and the wires 140 are sealed with the sealing member 150 in such a manner that portions (terminal faces 132S) of the outer terminals 132 are exposed to the outside (FIG. 20D).
    [0104] After sealing with the sealing member [0104] 150, a solder plating or another surface treatment agent is applied to the terminal faces 132S exposed to the outside of the outer terminals, then the outer electrodes 170 consisting of solder balls are formed (FIG. 20E).
    [0105] Subsequently, the connection leads [0105] 134 of the circuit member 130 are cut to remove the outer frame member 136, thereby obtaining the resin-sealed semiconductor device 101 of the invention (FIG. 20F).
    [0106] Additionally, the outer electrode of solder can be formed by applying a solder paste through screen printing, reflowing or the like, and it is sufficient only to obtain a necessary amount of solder for connecting the circuit board and the resin-sealed semiconductor device. [0106]
    权利要求:
    Claims (19)
    [1" id="US-20010007285-A1-CLM-00001] 1. A resin-sealed semiconductor device in which plural circuit portions integrally having inner terminals and outer terminals are arranged two-dimensionally substantially in a plane and electrically independent of one another, the inner terminals of the circuit portions are electrically connected to terminals of a semiconductor element with wires and the whole is sealed with a resin in such a manner that the outer terminals are partially exposed to the outside, wherein
    the circuit portions have leads for integrally interconnecting the inner terminals and the outer terminals, surfaces of the circuit portions are semiconductor element mounted faces on which the inner terminals, the leads and the outer terminals form one plane, the inner terminals and the leads are thinner than the outer terminals, back surfaces of the circuit portions are provided with terminal faces of the inner terminals and terminal faces of the outer terminals, the semiconductor element is mounted in such a manner that a terminal mounted face of the semiconductor element is mounted via an insulating layer on the semiconductor element mounted faces of said circuit portions, and the terminals of the semiconductor element are electrically connected with wires to the terminal faces of the inner terminals.
    [2" id="US-20010007285-A1-CLM-00002] 2. The resin-sealed semiconductor device according to
    claim 1 wherein the terminal faces exposed to the outside of the outer terminals are provided with outer electrodes constituted of solder.
    [3" id="US-20010007285-A1-CLM-00003] 3. The resin-sealed semiconductor device according to
    claim 1 wherein the terminal faces of said inner terminals are flat.
    [4" id="US-20010007285-A1-CLM-00004] 4. The resin-sealed semiconductor device according to
    claim 1 wherein the terminals of the semiconductor element are arranged along a center line between a pair of sides of the terminal mounted face of the semiconductor element, and the inner terminals of the circuit portions are arranged along the center line to sandwich said center line from opposite sides.
    [5" id="US-20010007285-A1-CLM-00005] 5. The resin-sealed semiconductor device according to
    claim 1 whose outer configuration dimension is substantially the same as an outer configuration dimension of the semiconductor element to form a CSP (Chip Size Package).
    [6" id="US-20010007285-A1-CLM-00006] 6. A resin-sealed semiconductor device in which plural circuit portions integrally having inner terminals and outer terminals are arranged two-dimensionally substantially in a plane and electrically independent of one another, the inner terminals of the circuit portions are electrically connected to terminals of a semiconductor element with wires and the whole is sealed with a resin in such a manner that the outer terminals are partially exposed to the outside, wherein
    the circuit portions have leads for integrally interconnecting the inner terminals and the outer terminals, surfaces of the circuit portions are semiconductor element mounted faces on which the inner terminals, the leads and the outer terminals form one plane, the inner terminals and the leads are thinner than the outer terminals, the surfaces of the circuit portions are provided with terminal faces of the inner terminals, back surfaces of the circuit portions are provided with terminal faces of the outer terminals, the semiconductor element is mounted in such a manner that a face opposite to a terminal mounted face of the semiconductor element is mounted via an insulating layer on the semiconductor element mounted faces of said circuit portions, and the terminals of the semiconductor element are electrically connected with wires to the terminal faces of the inner terminals.
    [7" id="US-20010007285-A1-CLM-00007] 7. The resin-sealed semiconductor device according to
    claim 6 wherein the terminal faces exposed to the outside of the outer terminals are provided with outer electrodes constituted of solder.
    [8" id="US-20010007285-A1-CLM-00008] 8. The resin-sealed semiconductor device according to
    claim 6 wherein each circuit portion is integrally provided with a semiconductor mounting lead on the outer terminal, a surface of the semiconductor mounting lead forms the same plane as said semiconductor element mounted face, and said semiconductor mounting lead is thinner than said outer terminal.
    [9" id="US-20010007285-A1-CLM-00009] 9. The resin-sealed semiconductor device according to
    claim 6 whose outer configuration dimension is substantially the same as an outer configuration dimension of the semiconductor element to form a CSP (Chip Size Package).
    [10" id="US-20010007285-A1-CLM-00010] 10. A circuit member for use in manufacture of a resin-sealed semiconductor device in which plural circuit portions integrally having inner terminals and outer terminals are arranged two-dimensionally substantially in a plane and electrically independent of one another, the inner terminals of the circuit portions are electrically connected to terminals of a semiconductor element with wires and the whole is sealed with a resin in such a manner that the outer terminals are partially exposed to the outside, comprising:
    an outer frame member and plural circuit portions extended from the outer frame member via connection leads independent of one another, the circuit portions being arranged two-dimensionally substantially in a plane, each circuit portion being constituted by integrally interconnecting the outer terminal, a lead and the inner terminal in sequence to a tip end of each connection lead, surfaces of the circuit portions being semiconductor element mounted faces on which the inner terminals, the leads and the outer terminals form one plane, the inner terminals and the leads being thinner than the outer terminals.
    [11" id="US-20010007285-A1-CLM-00011] 11. The circuit member according to
    claim 10 wherein the terminal faces of said inner terminals are flat.
    [12" id="US-20010007285-A1-CLM-00012] 12. The circuit member according to
    claim 10 wherein at least a resin sealed region at the time of the manufacture of the resin-sealed semiconductor device is partially or entirely provided with a palladium plating layer.
    [13" id="US-20010007285-A1-CLM-00013] 13. A circuit member for use in manufacture of a resin-sealed semiconductor device in which plural circuit portions integrally having inner terminals and outer terminals are arranged two-dimensionally substantially in a plane and electrically independent of one another, the inner terminals of the circuit portions are electrically connected to terminals of a semiconductor element with wires and the whole is sealed with a resin in such a manner that the outer terminals are partially exposed to the outside, comprising:
    an outer frame member and plural circuit portions extended from the outer frame member via connection leads independent of one another, the circuit portions being arranged two-dimensionally substantially in a plane, each circuit portion being constituted by integrally interconnecting the inner terminal, a lead and the outer terminal in sequence to a tip end of each connection lead, surfaces of the circuit portions being semiconductor element mounted faces on which the inner terminals, the leads and the outer terminals form one plane, the inner terminals and the leads being thinner than the outer terminals.
    [14" id="US-20010007285-A1-CLM-00014] 14. The circuit member according to
    claim 13 wherein each circuit portion is integrally provided with a semiconductor mounting lead on the outer terminal, a surface of the semiconductor mounting lead forms the same plane as said semiconductor element mounted face, and said semiconductor mounting lead is thinner than said outer terminal.
    [15" id="US-20010007285-A1-CLM-00015] 15. The circuit member according to
    claim 13 wherein at least a resin sealed region at the time of the manufacture of the resin-sealed semiconductor device is partially or entirely provided with a palladium plating layer.
    [16" id="US-20010007285-A1-CLM-00016] 16. A method of manufacturing a circuit member for a resin-sealed semiconductor device in which plural circuit portions integrally having inner terminals and outer terminals are arranged two-dimensionally substantially in a plane and electrically independent of one another, the inner terminals of the circuit portions are electrically connected to terminals of a semiconductor element with wires and the whole is sealed with a resin in such a manner that the outer terminals are partially exposed to the outside, comprising:
    an outer configuration processing process of half-etching a conductive board with one face of the conductive board being left as a surface to form the circuit member provided with an outer frame member and plural circuit portions extended from the outer frame member via connection leads independent of one another, in the outer configuration processing process, plural circuit portions being arranged two-dimensionally substantially in a plane, each circuit portion being constituted by integrally interconnecting the outer terminal, a lead and the inner terminal in sequence to a tip end of each connection lead, surfaces of the circuit portions being made as semiconductor element mounted faces on which the inner terminals, the leads and the outer terminals form one plane, the inner terminals and the leads being made thinner than the conductive board, the outer terminals being made as thick as the conductive board.
    [17" id="US-20010007285-A1-CLM-00017] 17. The method of manufacturing the circuit member according to
    claim 16 which further comprises a coining process of making flat a region including an inner terminal region on a back surface of the circuit member.
    [18" id="US-20010007285-A1-CLM-00018] 18. A method of manufacturing a circuit member for a resin-sealed semiconductor device in which plural circuit portions integrally having inner terminals and outer terminals are arranged two-dimensionally substantially in a plane and electrically independent of one another, the inner terminals of the circuit portions are electrically connected to terminals of a semiconductor element with wires and the whole is sealed with a resin in such a manner that the outer terminals are partially exposed to the outside, comprising:
    an outer configuration processing process of half-etching a conductive board with one face of the conductive board being left as a surface to form the circuit member provided with an outer frame member and plural circuit portions extended from the outer frame member via connection leads independent of one another, in the outer configuration processing process, plural circuit portions being arranged two-dimensionally substantially in a plane, each circuit portion being constituted by integrally interconnecting the inner terminal, a lead and the outer terminal in sequence to a tip end of each connection lead, surfaces of the circuit portions being made as semiconductor element mounted faces on which the inner terminals, the leads and the outer terminals form one plane, the inner terminals and the leads being made thinner than the conductive board, the outer terminals being made as thick as the conductive board.
    [19" id="US-20010007285-A1-CLM-00019] 19. The method of manufacturing the circuit member according to
    claim 18 wherein when each circuit portion is formed, a semiconductor mounting lead thinner than the outer terminal is integrally formed on the outer terminal in such a manner that a surface of the semiconductor mounting lead forms the same plane as said semiconductor element mounted face.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6359221B1|2002-03-19|Resin sealed semiconductor device, circuit member for use therein
    US7045906B2|2006-05-16|Resin-encapsulated package, lead member for the same and method of fabricating the lead member
    US6201292B1|2001-03-13|Resin-sealed semiconductor device, circuit member used therefor
    US6025640A|2000-02-15|Resin-sealed semiconductor device, circuit member for use therein and method of manufacturing resin-sealed semiconductor device
    US6762118B2|2004-07-13|Package having array of metal pegs linked by printed circuit lines
    JPH08125066A|1996-05-17|Resin-sealed semiconductor device and lead frame used for it, and manufacture of resin-sealed semiconductor device
    JP3983930B2|2007-09-26|Circuit member manufacturing method
    JP5850347B2|2016-02-03|Resin-sealed semiconductor device
    JPH10335566A|1998-12-18|Resin-sealed semiconductor device and circuit member used therein, and manufacture of resin-sealed semiconductor device
    US6380062B1|2002-04-30|Method of fabricating semiconductor package having metal peg leads and connected by trace lines
    JP4357728B2|2009-11-04|Resin-sealed semiconductor device
    JP6927634B2|2021-09-01|Substrate for mounting semiconductor elements and its manufacturing method
    JP2956659B2|1999-10-04|Semiconductor device and its lead frame
    JPH1154663A|1999-02-26|Resin-sealed semiconductor device and circuit member used therein, and manufacture of circuit member
    JP3992877B2|2007-10-17|Manufacturing method of resin-encapsulated semiconductor device
    JP4176092B2|2008-11-05|Resin-sealed semiconductor device and manufacturing method thereof
    JP2897409B2|1999-05-31|IC package
    JP3908695B2|2007-04-25|Resin-sealed semiconductor device
    JPH1174411A|1999-03-16|Resin-sealed semiconductor device and circuit used in device thereof
    JPH118260A|1999-01-12|Manufacture of resin-sealed type semiconductor device
    KR100246848B1|2000-03-15|Land grid array and a semiconductor package having a same
    JP3465098B2|2003-11-10|Lead frame and PGA type resin-sealed semiconductor device
    JP2005260271A|2005-09-22|Circuit member for resin-sealed semiconductor device
    JP3802500B2|2006-07-26|Lead frame
    JP2000031321A|2000-01-28|Structure and manufacture of semiconductor device
    同族专利:
    公开号 | 公开日
    US6465734B2|2002-10-15|
    KR19990023225A|1999-03-25|
    US20020029894A1|2002-03-14|
    US6658734B2|2003-12-09|
    US6359221B1|2002-03-19|
    KR100300666B1|2001-10-27|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20110018111A1|2009-07-23|2011-01-27|Utac Thai Limited|Leadframe feature to minimize flip-chip semiconductor die collapse during flip-chip reflow|
    US20110076805A1|2006-12-14|2011-03-31|Utac Thai Limited|Molded leadframe substrate semiconductor package|
    US8704381B2|2006-04-28|2014-04-22|Utac Thai Limited|Very extremely thin semiconductor package|
    US8722461B2|2010-03-11|2014-05-13|Utac Thai Limited|Leadframe based multi terminal IC package|
    US9006034B1|2012-06-11|2015-04-14|Utac Thai Limited|Post-mold for semiconductor package having exposed traces|
    US9355940B1|2009-12-04|2016-05-31|Utac Thai Limited|Auxiliary leadframe member for stabilizing the bond wire process|
    US9761435B1|2006-12-14|2017-09-12|Utac Thai Limited|Flip chip cavity package|
    US9805955B1|2015-11-10|2017-10-31|UTAC Headquarters Pte. Ltd.|Semiconductor package with multiple molding routing layers and a method of manufacturing the same|
    US9947605B2|2008-09-04|2018-04-17|UTAC Headquarters Pte. Ltd.|Flip chip cavity package|
    US10276477B1|2016-05-20|2019-04-30|UTAC Headquarters Pte. Ltd.|Semiconductor package with multiple stacked leadframes and a method of manufacturing the same|US4380042A|1981-02-23|1983-04-12|Angelucci Sr Thomas L|Printed circuit lead carrier tape|
    JPH0645503A|1992-04-20|1994-02-18|Nec Corp|Lead frame for resin seal type semiconductor device|
    US5717252A|1994-07-25|1998-02-10|Mitsui High-Tec, Inc.|Solder-ball connected semiconductor device with a recessed chip mounting area|
    EP0780028B1|1994-09-06|1998-04-15|The Whitaker Corporation|Ball grid array socket|
    JPH08222681A|1995-02-14|1996-08-30|Toshiba Corp|Resin sealed semiconductor device|
    JPH08306853A|1995-05-09|1996-11-22|Fujitsu Ltd|Semiconductor device, manufacture thereof and manufacture of lead frame|
    US6002167A|1995-09-22|1999-12-14|Hitachi Cable, Ltd.|Semiconductor device having lead on chip structure|
    JP3529915B2|1995-09-28|2004-05-24|大日本印刷株式会社|Lead frame member and method of manufacturing the same|
    US5756380A|1995-11-02|1998-05-26|Motorola, Inc.|Method for making a moisture resistant semiconductor device having an organic substrate|
    US6011694A|1996-08-01|2000-01-04|Fuji Machinery Mfg. & Electronics Co., Ltd.|Ball grid array semiconductor package with solder ball openings in an insulative base|
    JP3080579B2|1996-03-06|2000-08-28|富士機工電子株式会社|Manufacturing method of air rear grid array package|
    US5863805A|1996-07-08|1999-01-26|Industrial Technology Research Institute|Method of packaging semiconductor chips based on lead-on-chip architecture|
    US6201292B1|1997-04-02|2001-03-13|Dai Nippon Insatsu Kabushiki Kaisha|Resin-sealed semiconductor device, circuit member used therefor|
    KR100230515B1|1997-04-04|1999-11-15|윤종용|Method for producting lead frame with uneven surface|
    US6025640A|1997-07-16|2000-02-15|Dai Nippon Insatsu Kabushiki Kaisha|Resin-sealed semiconductor device, circuit member for use therein and method of manufacturing resin-sealed semiconductor device|US6143981A|1998-06-24|2000-11-07|Amkor Technology, Inc.|Plastic integrated circuit package and method and leadframe for making the package|
    US6333252B1|2000-01-05|2001-12-25|Advanced Semiconductor Engineering, Inc.|Low-pin-count chip package and manufacturing method thereof|
    DE10047135B4|2000-09-22|2006-08-24|Infineon Technologies Ag|Process for producing a plastic-encased component and plastic-coated component|
    KR100731007B1|2001-01-15|2007-06-22|앰코 테크놀로지 코리아 주식회사|stack-type semiconductor package|
    KR100369393B1|2001-03-27|2003-02-05|앰코 테크놀로지 코리아 주식회사|Lead frame and semiconductor package using it and its manufacturing method|
    SG109495A1|2002-04-16|2005-03-30|Micron Technology Inc|Semiconductor packages with leadfame grid arrays and components and methods for making the same|
    US7262074B2|2002-07-08|2007-08-28|Micron Technology, Inc.|Methods of fabricating underfilled, encapsulated semiconductor die assemblies|
    US6903449B2|2003-08-01|2005-06-07|Micron Technology, Inc.|Semiconductor component having chip on board leadframe|
    KR100593167B1|2004-07-20|2006-06-26|주식회사 현대오토넷|Back lighting interference prevent button in heater control|
    US7462925B2|2004-11-12|2008-12-09|Macronix International Co., Ltd.|Method and apparatus for stacking electrical components using via to provide interconnection|
    JP2006310530A|2005-04-28|2006-11-09|Sanyo Electric Co Ltd|Circuit device and its manufacturing process|
    US7507603B1|2005-12-02|2009-03-24|Amkor Technology, Inc.|Etch singulated semiconductor package|
    US7449369B2|2006-01-23|2008-11-11|Stats Chippac Ltd.|Integrated circuit package system with multiple molding|
    US8629537B2|2006-01-23|2014-01-14|Stats Chippac Ltd.|Padless die support integrated circuit package system|
    US7968998B1|2006-06-21|2011-06-28|Amkor Technology, Inc.|Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package|
    US7977774B2|2007-07-10|2011-07-12|Amkor Technology, Inc.|Fusion quad flat semiconductor package|
    US7687899B1|2007-08-07|2010-03-30|Amkor Technology, Inc.|Dual laminate package structure with embedded elements|
    US7892894B2|2007-09-20|2011-02-22|Stats Chippac Ltd.|Method of manufacturing integrated circuit package system with warp-free chip|
    US7777351B1|2007-10-01|2010-08-17|Amkor Technology, Inc.|Thin stacked interposer package|
    US8089159B1|2007-10-03|2012-01-03|Amkor Technology, Inc.|Semiconductor package with increased I/O density and method of making the same|
    US7847386B1|2007-11-05|2010-12-07|Amkor Technology, Inc.|Reduced size stacked semiconductor package and method of making the same|
    US7956453B1|2008-01-16|2011-06-07|Amkor Technology, Inc.|Semiconductor package with patterning layer and method of making same|
    US7723852B1|2008-01-21|2010-05-25|Amkor Technology, Inc.|Stacked semiconductor package and method of making same|
    US8067821B1|2008-04-10|2011-11-29|Amkor Technology, Inc.|Flat semiconductor package with half package molding|
    US7768135B1|2008-04-17|2010-08-03|Amkor Technology, Inc.|Semiconductor package with fast power-up cycle and method of making same|
    US7808084B1|2008-05-06|2010-10-05|Amkor Technology, Inc.|Semiconductor package with half-etched locking features|
    US8125064B1|2008-07-28|2012-02-28|Amkor Technology, Inc.|Increased I/O semiconductor package and method of making same|
    US8184453B1|2008-07-31|2012-05-22|Amkor Technology, Inc.|Increased capacity semiconductor package|
    US7847392B1|2008-09-30|2010-12-07|Amkor Technology, Inc.|Semiconductor device including leadframe with increased I/O|
    US7989933B1|2008-10-06|2011-08-02|Amkor Technology, Inc.|Increased I/O leadframe and semiconductor device including same|
    US8008758B1|2008-10-27|2011-08-30|Amkor Technology, Inc.|Semiconductor device with increased I/O leadframe|
    US8089145B1|2008-11-17|2012-01-03|Amkor Technology, Inc.|Semiconductor device including increased capacity leadframe|
    US8072050B1|2008-11-18|2011-12-06|Amkor Technology, Inc.|Semiconductor device with increased I/O leadframe including passive device|
    US7875963B1|2008-11-21|2011-01-25|Amkor Technology, Inc.|Semiconductor device including leadframe having power bars and increased I/O|
    US7982298B1|2008-12-03|2011-07-19|Amkor Technology, Inc.|Package in package semiconductor device|
    US8487420B1|2008-12-08|2013-07-16|Amkor Technology, Inc.|Package in package semiconductor device with film over wire|
    US8680656B1|2009-01-05|2014-03-25|Amkor Technology, Inc.|Leadframe structure for concentrated photovoltaic receiver package|
    US20170117214A1|2009-01-05|2017-04-27|Amkor Technology, Inc.|Semiconductor device with through-mold via|
    US8058715B1|2009-01-09|2011-11-15|Amkor Technology, Inc.|Package in package device for RF transceiver module|
    US8026589B1|2009-02-23|2011-09-27|Amkor Technology, Inc.|Reduced profile stackable semiconductor package|
    US7960818B1|2009-03-04|2011-06-14|Amkor Technology, Inc.|Conformal shield on punch QFN semiconductor package|
    MY163911A|2009-03-06|2017-11-15|Shenzhen Standarad Patent & Trademark Agent Ltd|Leadless integrated circuit package having high density contacts|
    US8785253B2|2009-04-03|2014-07-22|Kaixin, Inc.|Leadframe for IC package and method of manufacture|
    US8575742B1|2009-04-06|2013-11-05|Amkor Technology, Inc.|Semiconductor device with increased I/O leadframe including power bars|
    US20100314728A1|2009-06-16|2010-12-16|Tung Lok Li|Ic package having an inductor etched into a leadframe thereof|
    KR101668141B1|2009-09-02|2016-10-20|카이씬, 인코포레이티드|Ic package and method for manufacturing the same|
    TWI420630B|2010-09-14|2013-12-21|Advanced Semiconductor Eng|Semiconductor package structure and semiconductor package process|
    TWI419290B|2010-10-29|2013-12-11|Advanced Semiconductor Eng|Quad flat non-leaded package and manufacturing method thereof|
    US8674485B1|2010-12-08|2014-03-18|Amkor Technology, Inc.|Semiconductor device including leadframe with downsets|
    US8648450B1|2011-01-27|2014-02-11|Amkor Technology, Inc.|Semiconductor device including leadframe with a combination of leads and lands|
    US8502363B2|2011-07-06|2013-08-06|Advanced Semiconductor Engineering, Inc.|Semiconductor device packages with solder joint enhancement element and related methods|
    US9704725B1|2012-03-06|2017-07-11|Amkor Technology, Inc.|Semiconductor device with leadframe configured to facilitate reduced burr formation|
    US8674487B2|2012-03-15|2014-03-18|Advanced Semiconductor Engineering, Inc.|Semiconductor packages with lead extensions and related methods|
    US9653656B2|2012-03-16|2017-05-16|Advanced Semiconductor Engineering, Inc.|LED packages and related methods|
    US9059379B2|2012-10-29|2015-06-16|Advanced Semiconductor Engineering, Inc.|Light-emitting semiconductor packages and related methods|
    KR101486790B1|2013-05-02|2015-01-28|앰코 테크놀로지 코리아 주식회사|Micro Lead Frame for semiconductor package|
    US9673122B2|2014-05-02|2017-06-06|Amkor Technology, Inc.|Micro lead frame structure having reinforcing portions and method|
    KR101563911B1|2013-10-24|2015-10-28|앰코 테크놀로지 코리아 주식회사|Semiconductor package|
    US9324643B1|2014-12-11|2016-04-26|Stmicroelectronics, Inc.|Integrated circuit device having exposed contact pads and leads supporting the integrated circuit die and method of forming the device|
    TWI557183B|2015-12-16|2016-11-11|財團法人工業技術研究院|Siloxane resin composition, and photoelectric device employing the same|
    法律状态:
    2002-09-26| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2006-03-10| FPAY| Fee payment|Year of fee payment: 4 |
    2010-03-30| FPAY| Fee payment|Year of fee payment: 8 |
    2014-04-10| FPAY| Fee payment|Year of fee payment: 12 |
    优先权:
    申请号 | 申请日 | 专利标题
    JP9-221208||1997-08-04||
    JP22120897A|JPH1154663A|1997-08-04|1997-08-04|Resin-sealed semiconductor device and circuit member used therein, and manufacture of circuit member|
    JP9-247480||1997-08-29||
    JP9247480A|JPH1174411A|1997-08-29|1997-08-29|Resin-sealed semiconductor device and circuit used in device thereof|
    US09/123,558|US6359221B1|1997-08-04|1998-07-29|Resin sealed semiconductor device, circuit member for use therein|
    US09/804,149|US6465734B2|1997-08-04|2001-03-13|Resin sealed semiconductor device, circuit member for use therein and method of manufacturing circuit member|US09/804,149| US6465734B2|1997-08-04|2001-03-13|Resin sealed semiconductor device, circuit member for use therein and method of manufacturing circuit member|
    US09/987,855| US6658734B2|1997-08-04|2001-11-16|Method of manufacturing a circuit member for a resin-sealed semiconductor device|
    [返回顶部]