美国专利US20010007254A1 Method for sawing wafers employing multiple indexing techniques for multiple die dimensions

专利PDF首页>>美国专利

专利附录

专利说明

权利要求

类似技术

同族专利

引用文献

法律状态

优先权

专利摘要:
A semiconductor wafer saw and method of using the same for dicing semiconductor wafers comprising a wafer saw including variable lateral indexing capabilities and multiple blades. The wafer saw, because of its variable indexing capabilities, can dice wafers having a plurality of differently sized semiconductor devices thereon into their respective discrete components. In addition, the wafer saw with its multiple blades, some of which may be independently laterally or vertically movable relative to other blades, can more efficiently dice silicon wafers into individual semiconductor devices.
公开号:US20010007254A1
申请号:US09/753,159
申请日:2001-01-02
公开日:2001-07-12
发明作者:Salman Akram；Derek Gochnour；Michael Hess；David Hembree
申请人:Salman Akram；Gochnour Derek J.；Hess Michael E.；Hembree David R.；
IPC主号:H01L21-67092

专利说明:
[0001] This application is a continuation of application Ser. No. 09/434,147, filed Nov. 4, 1999, which is a continuation of Ser. No. 09/270,539, filed Mar. 17, 1999, now abandoned, which is a divisional of application Ser. No. 09/069,561, filed Apr. 29, 1998, now abandoned, which is a divisional of application Ser. No. 08/747,299, filed Nov. 12, 1996, now abandoned. [0001] BACKGROUND OF THE INVENTION
[0002] 1. Field of the Invention [0002]
[0003] This invention relates generally to a method and apparatus for sawing semiconductor substrates such as wafers and, more specifically, to a wafer saw and method of using the same employing multiple indexing techniques and multiple blades for more efficient sawing and for sawing multiple die sizes and shapes from a single semiconductor wafer. [0003]
[0004] 2. State of the Art [0004]
[0005] An individual integrated circuit or chip is usually formed from a larger structure known as a semiconductor wafer, which is usually comprised primarily of silicon, although other materials such as gallium arsenide and indium phosphide are also sometimes used. Each semiconductor wafer has a plurality of integrated circuits arranged in rows and columns with the periphery of each integrated circuit being rectangular. Typically, the wafer is sawn or “diced” into rectangularly shaped discrete integrated circuits along two mutually perpendicular sets of parallel lines or streets lying between each of the rows and columns thereof Hence, the separated or singulated integrated circuits are commonly referred to as dice. [0005]
[0006] One exemplary wafer saw includes a rotating dicing blade mounted to an aluminum hub and attached to a rotating spindle, the spindle being connected to a motor. Cutting action of the blade may be effected by diamond particles bonded thereto, or a traditional “toothed” type blade may be employed. Many rotating wafer saw blade structures are known in the art. The present invention is applicable to any saw blade construction, so further structures will not be described herein. [0006]
[0007] Because semiconductor wafers in the art usually contain a plurality of substantially identical integrated circuits arranged in rows and columns, two sets of mutually parallel streets extending perpendicular to each other over substantially the entire surface of the wafer are formed between each discrete integrated circuit and are sized to allow passage of a wafer saw blade between adjacent integrated circuits without affecting any of their internal circuitry. A typical wafer sawing operation includes attaching the semiconductor wafer to a wafer saw carrier, mechanically, adhesively or otherwise as known in the art, and mounting the wafer saw carrier on the table of the wafer saw. A blade of the wafer saw is passed through the surface of the semiconductor wafer, either by moving the blade relative to the wafer, the table of the saw and the wafer relative to a stationary blade, or a combination of both. To dice the wafer, the blade cuts precisely along each street, returning back over (but not in contact with) the wafer while the wafer is laterally indexed to the next cutting location. Once all cuts associated with mutually parallel streets having one orientation are complete, either the blade is rotated 90° relative to the wafer or the wafer is rotated 90°, and cuts are made through streets in a direction perpendicular to the initial direction of cut. Since each integrated circuit on a conventional wafer has the same size and rectangular configuration, each pass of the wafer saw blade is incrementally indexed one unit (a unit being equal to the distance from one street to the next) in a particular orientation of the wafer. As such, the wafer saw and the software controlling it are designed to provide uniform and precise indexing in fixed increments across the surface of a wafer. [0007]
[0008] It may, however, be desirable to design and fabricate a semiconductor wafer having various integrated circuits and other semiconductor devices thereon, each of which may be of a different size. For example, in radio-frequency ID (RFID) applications, a battery, chip and antenna could be incorporated into the same wafer such that all semiconductor devices of an RFID electronic device are fabricated from a single semiconductor wafer. Alternatively, memory dice of different capacities, for example, 4, 16 and 64 megabyte DRAMs, might be fabricated on a single wafer to maximize the use of silicon “real estate” and reduce thiefage or waste of material near the periphery of the almost-circular (but for the flat) wafer. Such semiconductor wafers, in order to be diced however, would require modifications to and/or replacement of existing wafer saw hardware and software. [0008] SUMMARY OF THE INVENTION
[0009] Accordingly, an apparatus and method for sawing semiconductor wafers, including wafers having a plurality of semiconductor devices of different sizes and/or shapes therein, is provided. In particular, the present invention provides a wafer saw and method of using the same capable of “multiple indexing” of a wafer saw blade or blades to provide the desired cutting capabilities. As used herein, the term “multiple indexing” contemplates and encompasses both the lateral indexing of a saw blade at multiples of a fixed interval and at varying intervals which may not comprise exact multiples of one another. Thus, for conventional wafer configurations containing a number of equally sized integrated circuits, the wafer saw and method herein can substantially simultaneously saw the wafers with multiple blades and therefore cut more quickly than single blade wafer saws known in the art. Moreover, for wafers having a plurality of differently-sized or shaped integrated circuits, the apparatus and method herein provides a multiple indexing capability to cut non-uniform dice from the same wafer. [0009]
[0010] In a preferred embodiment, a single-blade, multi-indexing saw is provided for cutting a wafer containing variously configured integrated circuits. By providing multiple-indexing capabilities, the wafer saw can sever the wafer into differently sized dice corresponding to the configuration of the integrated circuits contained thereon. [0010]
[0011] In another preferred embodiment, a wafer saw is provided having at least two wafer saw blades spaced a lateral distance from one another and having their centers of rotation in substantial parallel mutual alignment. The blades are preferably spaced apart a distance equal to the distance between adjacent streets on the wafer in question. With such a saw configuration, multiple parallel cuts through the wafer can be made substantially simultaneously, thus essentially increasing the speed of cutting a wafer by the number of blades utilized in tandem. Because of the small size of the individual integrated circuits and the correspondingly small distances between adjacent streets on the wafer, it may be desirable to space the blades of the wafer saw more than one street apart. For example, if the blades of a two-blade saw are spaced two streets apart, a first pass of the blades would cut the first and third laterally separated streets. A second pass of the blades through the wafer would cut through the second and fourth streets. The blades would then be indexed to cut through the fifth and seventh streets, then sixth and eighth, and so on. [0011]
[0012] In another preferred embodiment, at least one blade of a multi-blade saw is independently raisable relative to the other blade or blades when only a single cut is desired on a particular pass of the carriage. Such a saw configuration has special utility where the blades are spaced close enough to cut in parallel on either side of larger integrated circuits, but use single blade capability for dicing any smaller integrated circuits. For example, a first pass of the blades of a two blade saw could cut a first set of adjacent streets defining a column of larger integrated circuits of the wafer. One blade could then be independently raised or elevated to effect a subsequent pass of the remaining blade cutting along a street that may be too laterally close to an adjacent street to allow both blades to cut simultaneously, or that merely defines a single column of narrower dice. This feature would also permit parallel scribing of the surface of the wafer to mutually isolate conductors from, for example, tie bars or other common links required during fabrication, with subsequent passage by a single blade indexed to track between the scribe lines to completely sever or singulate the adjacent portions of the wafer. [0012]
[0013] In yet another preferred embodiment, at least one blade of a multi-blade saw is independently laterally translatable relative to the other blade or blades. Thus, in a two-blade saw, for example, the blades could be laterally adjusted between consecutive saw passes of the sawing operation to accommodate different widths between streets. It should be noted that this preferred embodiment could be combined with other embodiments herein to provide a wafer saw that has blades that are both laterally translatable and independently raisable, or one translatable and one raisable, as desired. [0013] BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
[0014] FIG. 1 is a schematic side view of a first preferred embodiment of a wafer saw in accordance with the present invention; [0014]
[0015] FIG. 2 is a schematic front view of the wafer saw illustrated in FIG. 1; [0015]
[0016] FIG. 3 is a schematic front view of a second embodiment of a wafer saw in accordance with the present invention; [0016]
[0017] FIG. 4 is a schematic view of a first silicon semiconductor wafer having a conventional configuration to be diced with the wafer saw of the present invention; [0017]
[0018] FIG. 5 is a schematic view of a second silicon semiconductor wafer having variously sized semiconductor devices therein to be diced with the wafer saw of the present invention; [0018]
[0019] FIG. 6 is a schematic front view of a third embodiment of a wafer saw in accordance with the present invention; [0019]
[0020] FIG. 7 is a schematic view of a third silicon semiconductor wafer having variously sized semiconductor devices therein to be diced with the wafer saw of the present invention; [0020]
[0021] FIG. 8 is a top elevation of a portion of a semiconductor substrate bearing conductive traces connected by tie bars; and [0021]
[0022] FIG. 9 is a top elevation of a portion of a semiconductor substrate bearing three different types of components formed thereon. [0022] DETAILED DESCRIPTION OF THE INVENTION
[0023] As illustrated in FIGS. 1 and 2, an exemplary wafer saw [0023] 10 according to the invention is comprised of a base 12 to which extension arms 14 and 15 suspended by support 16 are attached. A wafer saw blade 18 is attached to a spindle or hub 20 which is rotatably attached to the extension arm 15. The blade 18 may be secured to the hub 20 and extension arm 15 by a threaded nut 21 or other means of attachment known in the art. The wafer saw 10 also includes a translatable wafer table 22 movably attached in both X and Y directions (as indicated by arrows in FIGS. 1 and 2) to the base 12. Alternatively, blade 18 may be translatable relative to the table 22 to achieve the same relative X-Y movement of the blade 18 to the table 22. A silicon wafer 24 to be scribed or sawed may be securely mounted to the table 22. As used herein, the term “saw” includes scribing of a wafer, the resulting scribe line 26 not completely extending through the wafer substrate. Further, the term “wafer” includes traditional full semiconductor wafers of silicon, gallium arsenide, or indium phosphide and other semiconductor materials, partial wafers, and equivalent structures known in the art wherein a semiconductor material table or substrate is present. For example, so-called silicon-on-insulator or “SOI” structures, wherein silicon is carried on a glass, ceramic or sapphire (“SOS”) base, or other such structures as known in the art, are encompassed by the term “wafer” as used herein. Likewise, “semiconductor substrate” may be used to identify wafers and other structures to be singulated into smaller elements.
[0024] The saw [0024] 10 is capable of lateral multi-indexing of the table 22 or blade 18 or, in other words, translatable from side-to-side in FIG. 2 and into and out of the plane of the page in FIG. 1 various non-uniform distances. As noted before, such non-uniform distances may be mere multiples of a unit distance, or may comprise unrelated varying distances, as desired. Accordingly, a wafer 24 having variously sized integrated circuits or other devices or components therein may be sectioned or diced into its non-uniformly sized components by the multi-indexing wafer saw 10. In addition, as previously alluded, the saw 10 may be used to create scribe lines or cuts that do not extend through the wafer 24. The wafer 24 can then subsequently be diced by other methods known in the art or sawed completely through after the blade 18 has been lowered to traverse the wafer to its full depth or thickness.
[0025] Before proceeding further, it will be understood and appreciated that design and fabrication of a wafer saw according to the invention having the previously-referenced, multi-indexing capabilities, independent lateral blade translation and independent blade raising or elevation are within the ability of one of ordinary skill in the art, and that likewise the control of such a device to effect the multiple-indexing (whether in units of fixed increments or otherwise), lateral blade translation and blade elevation may be effected by suitable programming of the software-controlled operating system, as known in the art. Accordingly, no further description of hardware components or of a control system to effectuate operation of the apparatus of the invention is necessary. [0025]
[0026] Referring now to FIG. 3, another illustrated embodiment of a wafer saw [0026] 30 is shown having two laterally-spaced blades 32 and 34 with their centers of rotation in substantial parallel alignment transverse to the planes of the blades. For a conventional, substantially circular silicon semiconductor wafer 40 (flat omitted), as illustrated in FIG. 4, having a plurality of similarly configured integrated circuits 42 arranged in evenly spaced rows and columns, the blades can be spaced a distance D substantially equal to the distance between adjacent streets 44 defining the space between each integrated circuit 42. In addition, if the streets 44 of wafer 40 are too closely spaced for side-by-side blades 32 and 34 to cut along adjacent streets, the blades 32 and 34 can be spaced a distance D substantially equal to the distance between two or more streets. For example, a first pass of the blades 32 and 34 could cut along streets 44 a and 44 c and a second pass along streets 44 b and 44 d. The blades could then be indexed to cut the next series of streets and the process repeated for streets 44 e, 44 f, 44 g, and 44 h. If, however, the integrated circuits of a wafer 52 have various sizes, such as integrated circuits 50 and 51 as illustrated in FIG. 5, at least one blade 34 is laterally translatable relative to the other blade 32 to cut along the streets, such as street 56, separating the variously sized integrated circuits 50. The blade 34 may be variously translatable by a stepper motor 36 having a lead screw 38 or by other devices known in the art, such as high precision gearing in combination with an electric motor or hydraulics, or other suitable mechanical drive and control assemblies. For a wafer 52, the integrated circuits, such as integrated circuits 50 and 51, may be diced by setting the blades 32 and 34 to simultaneously cut along streets 56 and 57, indexing the blades, setting them to a wider lateral spread and cutting along streets 58 and 59, indexing the blades while monitoring the same lateral spread or separation and cutting along streets 60 and 61, and then narrowing the blade spacing and indexing the blades and cutting along streets 62 and 63. The wafer 52 could then be rotated 90°, as illustrated by the arrow in FIG. 5, and the blade separation and indexing process repeated for streets 64 and 65, streets 66 and 67, and streets 68 and 69.
[0027] As illustrated in FIG. 6, a wafer saw [0027] 70 according to the present invention is shown having two blades 72 and 74, one of which is independently raisable (as indicated by an arrow) relative to the other. As used herein, the term “raisable” includes vertical translation either up or down. Such a configuration may be beneficial for situations where the distance between adjacent streets is less than the minimum lateral achievable distance between blades 72 and 74, or only a single column of narrow dice is to be cut, such as at the edge of a wafer. Thus, when cutting a wafer 80, as better illustrated in FIG. 7, the two blades 72 and 74 can make a first pass along streets 82 and 83. One blade 72 can then be raised, the wafer 80 indexed relative to the unraised blade 74 and a second pass performed along street 84 only. Blade 72 can then be lowered and the wafer 80 indexed for cutting along streets 85 and 86. The process can be repeated for streets 87 (single-blade pass), 88, and 89 (double-blade pass). The elevation mechanism 76 for blade 72 may comprise a stepper motor, a precision-geared hydraulic or electric mechanism, a pivotable arm which is electrically, hydraulically or pneumatically powered, or other means well known in the art.
[0028] Finally, it may be desirable to combine the lateral translation feature of the embodiment of the wafer saw [0028] 30 illustrated in FIG. 3 with the independent blade raising feature of the wafer saw 70 of FIG. 6. Such a wafer saw could use a single blade to cut along streets that are too closely spaced for dual-blade cutting or in other suitable situations, and use both blades to cut along variously spaced streets where the lateral distance between adjacent streets is sufficient for both blades to be engaged.
[0029] It will be appreciated by those skilled in the art that the embodiments herein described while illustrating certain embodiments are not intended to so limit the invention or the scope of the appended claims. More specifically, this invention, while being described with reference to semiconductor wafers containing integrated circuits or other semiconductor devices, has equal utility to any type of substrate to be scribed or singulated. For example, fabrication of test inserts or chip carriers formed from a silicon (or other semiconductor) wafer and used to make temporary or permanent chip-to-wafer, chip-to-chip and chip-to-carrier interconnections and that are cut into individual or groups of inserts, as described in U.S. Pat. Nos. 5,326,428 and 4,937,653, may benefit from the multi-indexing method and apparatus described herein. [0029]
[0030] For example, illustrated in FIG. 8, a semiconductor substrate [0030] 100 may have traces 102 formed thereon by electrodeposition techniques requiring connection of a plurality of traces 102 through a tie bar 104. A two-blade saw in accordance with the present invention may be employed to simultaneously scribe substrate 100 along parallel lines 106 and 108 flanking a street 110 in order to sever tie bars 104 of adjacent substrate segments 112 from their associated traces 102. Following such severance, the two columns of adjacent substrate segments 112 (corresponding to what would be termed “dice” if integrated circuits were formed thereon) are completely severed along street 110 after the two-blade saw is indexed for alignment of one blade therewith, and the other blade raised out of contact with substrate 100. Subsequently, when either the saw or the substrate carrier is rotated 90°, singulation of the segments 112 is completed along mutually parallel streets 114. Thus, substrate segments 112 for test or packaging purposes may be fabricated more efficiently in the same manner as dice and in the same sizes and shapes.
[0031] Further, and as previously noted, RFID modules may be more easily fabricated when all components of a module are formed on a single wafer and retrieved therefrom for placement on a carrier substrate providing mechanical support and electrical interconnection between components. [0031]
[0032] As shown in FIG. 9, a portion of a substrate [0032] 200 is depicted with three adjacent columns of varying-width segments, the three widths of segments illustrating batteries 202, chips 204 and antennas 206 of an RFID device. With all of the RFID components formed on a single substrate 200, an RFID module may be assembled by a single pick-and-place apparatus at a single work station. Thus, complete modules may be assembled without transfer of partially-assembled modules from one station to the next to add components. Of course, this approach may be employed to any module assembly wherein all of the components are capable of being fabricated on a single semiconductor substrate. Fabrication of different components by semiconductor device fabrication techniques known in the art is within the ability of those of ordinary skill in the art, and therefore no detailed explanation of the fabrication process leading to the presence of different components on a common wafer or other substrate is necessary. Masking of semiconductor device elements not involved in a particular process step is widely practiced, and so similar isolation of entire components is also easily effected to protect the elements of a component until the next process step with which it is involved.
[0033] Further, the present invention has particular applicability to the fabrication of custom or non-standard IC's or other components, wherein a capability for rapid and easy die size and shape adjustment on a wafer-by-wafer basis is highly beneficial and cost-effective. Those skilled in the art will also understand that various combinations of the preferred embodiments could be made without departing from the spirit of the invention. For example, it may be desirable to have at least one blade of the independently laterally translatable blade configuration be independently raisable relative to the other blade or blades, or a single blade may be both translatable and raisable relative to one or more other blades and to the target wafer. In addition, while for purposes of simplicity some of the preferred embodiments of the wafer saw are illustrated as having two blades, those skilled in the art will appreciate that the scope of the invention and appended claims is intended to cover wafer saws having more or less than two blades. Thus, while certain representative embodiments and details have been shown for purposes of illustrating the invention, it will be apparent to those skilled in the art that various changes in the invention disclosed herein may be made without departing from the scope of the invention, which is defined in the appended claims. [0033]

权利要求:
Claims (28)
[1" id="US-20010007254-A1-CLM-00001] 1. A method for dicing semiconductor devices of different dimensions from a semiconductor substrate, comprising:
providing a semiconductor substrate including a plurality of semiconductor devices, at least two semiconductor devices of said plurality of semiconductor devices having at least one different corresponding dimension; and
forming at least one die corresponding to one of said plurality of semiconductor devices.
[2" id="US-20010007254-A1-CLM-00002] 2. The method of
claim 1 , wherein said forming said at least one die comprises forming at least one die with at least one semiconductor device thereon.
[3" id="US-20010007254-A1-CLM-00003] 3. The method of
claim 1 , wherein said forming comprises varying a lateral distance between successive parallel cuts of a saw to form said at least one different corresponding dimension between at least two semiconductor devices of said plurality of semiconductor devices.
[4" id="US-20010007254-A1-CLM-00004] 4. The method of
claim 3 , wherein said varying includes laterally indexing said saw in multiples of a fixed increment of distance relative to said semiconductor substrate.
[5" id="US-20010007254-A1-CLM-00005] 5. The method of
claim 3 , wherein said varying includes multiple indexing said semiconductor substrate in multiples of a fixed increment of distance relative to said saw.
[6" id="US-20010007254-A1-CLM-00006] 6. The method of
claim 1 , wherein said forming includes substantially simultaneously cutting said semiconductor substrate in at least two locations.
[7" id="US-20010007254-A1-CLM-00007] 7. The method of
claim 6 , wherein said substantially simultaneously cutting is effected with a saw including at least two blades.
[8" id="US-20010007254-A1-CLM-00008] 8. The method of
claim 6 , further including subsequently forming a single cut in said semiconductor substrate.
[9" id="US-20010007254-A1-CLM-00009] 9. The method of
claim 8 , wherein said subsequently forming is effected with a single blade of a saw including at least two blades.
[10" id="US-20010007254-A1-CLM-00010] 10. A method for dicing a semiconductor substrate, comprising:
making a first cut at least partially through the semiconductor substrate along a first street;
making a second cut at least partially through the semiconductor substrate along a second street, said second cut being laterally spaced a first distance from said first cut; and
making a third cut at least partially through the semiconductor substrate along a third street, said third cut spaced a second distance from said second cut, said second distance being a different distance than said first distance.
[11" id="US-20010007254-A1-CLM-00011] 11. The method of
claim 10 , wherein said making said first, second and third cuts each comprise forming a scribe line on a surface of the semiconductor substrate.
[12" id="US-20010007254-A1-CLM-00012] 12. The method of
claim 11 , further including cutting substantially through the semiconductor substrate along said scribe lines with subsequent aligned cuts.
[13" id="US-20010007254-A1-CLM-00013] 13. The method of
claim 10 , wherein said making said first and second cuts are effected at substantially the same time and said making said third cut is effected at a different time relative to said making said first and second cuts.
[14" id="US-20010007254-A1-CLM-00014] 14. The method of
claim 10 , comprising repeating a sequence of said making first, second and third cuts across at least a portion of a surface of the semiconductor substrate.
[15" id="US-20010007254-A1-CLM-00015] 15. The method of
claim 14 , comprising rotating the semiconductor substrate substantially 90° and forming at least two additional cuts across streets on the surface of the semiconductor substrate.
[16" id="US-20010007254-A1-CLM-00016] 16. The method of
claim 10 , comprising making at least one additional cut along another street, said at least one additional cut spaced a third distance from said third cut.
[17" id="US-20010007254-A1-CLM-00017] 17. A method of dicing a semiconductor substrate, comprising:
substantially severing the semiconductor substrate along a first street;
substantially severing the semiconductor substrate along a second street that extends substantially the same direction as said first street and is spaced a first substantial distance apart from said first street; and
substantially severing the semiconductor substrate along a third street extending in substantially the same direction as said first and second streets, said third street spaced a second distance from said second street, said second distance being different than said first distance.
[18" id="US-20010007254-A1-CLM-00018] 18. The method of
claim 17 , further comprising forming a scribe line along said first street.
[19" id="US-20010007254-A1-CLM-00019] 19. The method of
claim 18 , wherein said forming said scribe line precedes said substantially severing the semiconductor substrate along said first street.
[20" id="US-20010007254-A1-CLM-00020] 20. The method of
claim 17 , further comprising forming a scribe line along said second street.
[21" id="US-20010007254-A1-CLM-00021] 21. The method of
claim 20 , wherein said forming said scribe line precedes said substantially severing the semiconductor substrate along said second street.
[22" id="US-20010007254-A1-CLM-00022] 22. The method of
claim 17 , further comprising forming a scribe line along said third street.
[23" id="US-20010007254-A1-CLM-00023] 23. The method of
claim 22 , wherein said forming said scribe line precedes said substantially severing the semiconductor substrate along said third street.
[24" id="US-20010007254-A1-CLM-00024] 24. The method of
claim 17 , wherein said substantially severing the semiconductor device along said first and second streets are effected substantially simultaneously.
[25" id="US-20010007254-A1-CLM-00025] 25. The method of
claim 24 , wherein said substantially severing the semiconductor device along said first and second streets are effected at a different time than said substantially severing the semiconductor device along said third street.
[26" id="US-20010007254-A1-CLM-00026] 26. The method of
claim 25 , wherein said substantially severing the semiconductor device along said third street is effected independently of substantially severing the semiconductor device at any other location.
[27" id="US-20010007254-A1-CLM-00027] 27. The method of
claim 17 , further comprising repeating a sequence of said substantially severing the semiconductor device along each of said first, second, and third streets.
[28" id="US-20010007254-A1-CLM-00028] 28. The method of
claim 17 , further comprising substantially severing the semiconductor device along another street spaced a third distance apart from an adjacent one of said first, second, or third streets.

类似技术:

公开号 | 公开日 | 专利标题

US6196096B1|2001-03-06|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions

US20060065262A1|2006-03-30|Group encapsulated dicing chuck

US6006739A|1999-12-28|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions

US6493934B2|2002-12-17|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions

US7582513B2|2009-09-01|Electronic device and method for producing electronic devices

KR20130117324A|2013-10-25|Apparatus and method for the singulation of a semiconductor wafer

US20060169680A1|2006-08-03|Integrated, integrated circuit singulation system

US7267037B2|2007-09-11|Bidirectional singulation saw and method

US6787382B1|2004-09-07|Method and system for singulating semiconductor components

US4097310A|1978-06-27|Method of forming silicon solar energy cells

WO2002067300A2|2002-08-29|Singulation apparatus and method for manufacturing semiconductors

JPH01237102A|1989-09-21|Wafer dicing method

US6544817B2|2003-04-08|Method for sawing a moulded leadframe package

RU2725527C1|2020-07-02|Method of separating a plate comprising plurality of crystals, sealed with compound layer, into separate microcircuits

JP2000031096A|2000-01-28|Method for cutting substrate

CN113634875A|2021-11-12|Laser optical system and method for cutting semiconductor wafer

WO1989011734A1|1989-11-30|Manufacture of diodes

同族专利:

公开号 | 公开日

US6250192B1|2001-06-26|

US6631662B2|2003-10-14|

US6427676B2|2002-08-06|

US6279563B1|2001-08-28|

US7387119B2|2008-06-17|

US20010023973A1|2001-09-27|

US6578458B1|2003-06-17|

US6119675A|2000-09-19|

US6255196B1|2001-07-03|

US20010020408A1|2001-09-13|

US6401580B1|2002-06-11|

US6196096B1|2001-03-06|

US6691696B2|2004-02-17|

US20050211236A1|2005-09-29|

US6459105B2|2002-10-01|

US6423616B2|2002-07-23|

US20020017177A1|2002-02-14|

US20010023113A1|2001-09-20|

US6155247A|2000-12-05|

US20030030122A1|2003-02-13|

US20040089282A1|2004-05-13|

US6897571B2|2005-05-24|

US6932077B2|2005-08-23|

引用文献:

公开号 | 申请日 | 公开日 | 申请人 | 专利标题

US20180237349A1|2017-02-21|2018-08-23|Nuova Ceramica Casa S.P.A.|Method of production of edge protection strips of ceramic material|DE287869C|||||

US2762954A|1950-09-09|1956-09-11|Sylvania Electric Prod|Method for assembling transistors|

US2792954A|1953-05-15|1957-05-21|Vulcan Res Corp|Material handling device|

US2865082A|1953-07-16|1958-12-23|Sylvania Electric Prod|Semiconductor mount and method|

GB1001908A|1962-08-31|1965-08-18|Texas Instruments Inc|Semiconductor devices|

US3691707A|1969-11-12|1972-09-19|Sola Basic Ind|Semiconductor material cutting apparatus and method of making the same|

US3664389A|1970-06-01|1972-05-23|Exil E Bower|Lateral adjustment means for radial arm saws|

US3688815A|1971-04-30|1972-09-05|Charles A Ridenour|Radial arm saw depth gauge|

DE7123640U|1971-06-19|1971-11-11|General Corrugated Machinery|DEVICE FOR LONGITUDINAL SLITTING AND CUTTING OF CORRUGATED CARDBOARD SHEETS|

US3861547A|1973-11-28|1975-01-21|Sr Fred N Sink|Container transporting and maintaining apparatus|

US3892156A|1974-02-11|1975-07-01|Johnstone Eng & Mach Co|Knife holders for slitter winding machines and the like|

JPS542431B2|1974-10-25|1979-02-07|||

US3961547A|1974-11-20|1976-06-08|Maurice Shainberg|Paper scoring and slitting machine|

US4102227A|1976-05-03|1978-07-25|Ppg Industries, Inc.|Method of and apparatus for aligning a scoring wheel with a support wheel|

US4246595A|1977-03-08|1981-01-20|Matsushita Electric Industrial Co., Ltd.|Electronics circuit device and method of making the same|

US4138304A|1977-11-03|1979-02-06|General Electric Company|Wafer sawing technique|

US4150912A|1978-01-23|1979-04-24|Monsanto Company|Twin blade mounting and tensioning apparatus|

US4287256A|1978-12-26|1981-09-01|Rca Corporation|Wafer and boule protection during the blade return stroke of a wafer saw|

US4259886A|1979-06-20|1981-04-07|Seid Bobby P|Wood cutter and loader|

US4358978A|1979-06-26|1982-11-16|The Head Wrightson Machine Co. Ltd.|Trimming strip material|

US4451972A|1980-01-21|1984-06-05|National Semiconductor Corporation|Method of making electronic chip with metalized back including a surface stratum of solder|

US4287798A|1980-01-31|1981-09-08|Cooper Jr Hill M|Sawmill work feeding and product handling apparatus|

US4343084A|1980-02-08|1982-08-10|Rca Corporation|Method for making printed circuit boards with connector terminals|

US4396140A|1981-01-27|1983-08-02|Bell Telephone Laboratories, Incorporated|Method of bonding electronic components|

US4343662A|1981-03-31|1982-08-10|Atlantic Richfield Company|Manufacturing semiconductor wafer devices by simultaneous slicing and etching|

DE3216200A1|1982-04-30|1983-11-03|Wacker-Chemitronic Gesellschaft für Elektronik-Grundstoffe mbH, 8263 Burghausen|METHOD FOR SAWING CRYSTAL RODS AND MULTI-BLADE INTERNAL HOLE SAW FOR CARRYING OUT THE METHOD|

FR2527036B1|1982-05-14|1985-02-01|Radiotechnique Compelec||

DE3235650A1|1982-09-27|1984-03-29|Philips Patentverwaltung Gmbh, 2000 Hamburg|INFORMATION CARD AND METHOD FOR THEIR PRODUCTION|

EP0186201B1|1984-12-27|1992-12-30|Disco Abrasive Systems, Ltd.|Semiconductor wafer dicing machine|

FR2581480A1|1985-04-10|1986-11-07|Ebauches Electroniques Sa|ELECTRONIC UNIT, IN PARTICULAR FOR A MICROCIRCUIT BOARD AND CARD COMPRISING SUCH A UNIT|

US4705016A|1985-05-17|1987-11-10|Disco Abrasive Systems, Ltd.|Precision device for reducing errors attributed to temperature change reduced|

US4748495A|1985-08-08|1988-05-31|Dypax Systems Corporation|High density multi-chip interconnection and cooling package|

US4648495A|1985-08-28|1987-03-10|J. I. Case Company|Clutch assembly and lubrication arrangement|

EP0220404B1|1985-09-30|1991-02-06|Siemens Aktiengesellschaft|Method of limiting chippage during the sawing of a semiconductor disc|

GB8606045D0|1986-03-12|1986-04-16|Emi Plc Thorn|Gas sensitive device|

US5016138A|1987-10-27|1991-05-14|Woodman John K|Three dimensional integrated circuit package|

US5243208A|1987-05-27|1993-09-07|Hitachi, Ltd.|Semiconductor integrated circuit device having a gate array with a ram and by-pass signal lines which interconnect a logic section and I/O unit circuit of the gate array|

US4903437A|1987-07-31|1990-02-27|Mitsubishi Kinzoku Kabushiki Kaisha|Slicing machine for cutting semiconductor material|

US4971021A|1987-07-31|1990-11-20|Mitsubishi Kinzoku Kabushiki Kaisha|Apparatus for cutting semiconductor crystal|

US4937653A|1988-07-21|1990-06-26|American Telephone And Telegraph Company|Semiconductor integrated circuit chip-to-chip interconnection scheme|

US5016080A|1988-10-07|1991-05-14|Exar Corporation|Programmable die size continuous array|

US4992850A|1989-02-15|1991-02-12|Micron Technology, Inc.|Directly bonded simm module|

US4992849A|1989-02-15|1991-02-12|Micron Technology, Inc.|Directly bonded board multiple integrated circuit module|

US5255156A|1989-02-22|1993-10-19|The Boeing Company|Bonding pad interconnection on a multiple chip module having minimum channel width|

US4984358A|1989-03-10|1991-01-15|Microelectronics And Computer Technology Corporation|Method of assembling stacks of integrated circuit dies|

US4971201A|1989-03-30|1990-11-20|Sathre Robert C|Stacking rim for soft-sided containers|

US5046392A|1989-04-06|1991-09-10|Richard Keon|Cutter for preparing an insulation batt for installation|

DE3911711A1|1989-04-10|1990-10-11|Ibm|MODULE STRUCTURE WITH INTEGRATED SEMICONDUCTOR CHIP AND CHIP CARRIER|

US4991000A|1989-08-31|1991-02-05|Bone Robert L|Vertically interconnected integrated circuit chip system|

US5200362A|1989-09-06|1993-04-06|Motorola, Inc.|Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film|

US5459340A|1989-10-03|1995-10-17|Trw Inc.|Adaptive configurable gate array|

US5182632A|1989-11-22|1993-01-26|Tactical Fabs, Inc.|High density multichip package with interconnect structure and heatsink|

US5045921A|1989-12-26|1991-09-03|Motorola, Inc.|Pad array carrier IC device using flexible tape|

US5227338A|1990-04-30|1993-07-13|International Business Machines Corporation|Three-dimensional memory card structure with internal direct chip attachment|

US5059899A|1990-08-16|1991-10-22|Micron Technology, Inc.|Semiconductor dies and wafers and methods for making|

US5118369A|1990-08-23|1992-06-02|Colorcode Unlimited Corporation|Microlabelling system and process for making microlabels|

US5064781A|1990-08-31|1991-11-12|Motorola, Inc.|Method of fabricating integrated silicon and non-silicon semiconductor devices|

US5107328A|1991-02-13|1992-04-21|Micron Technology, Inc.|Packaging means for a semiconductor die having particular shelf structure|

US5137836A|1991-05-23|1992-08-11|Atmel Corporation|Method of manufacturing a repairable multi-chip module|

US5128282A|1991-11-04|1992-07-07|Xerox Corporation|Process for separating image sensor dies and the like from a wafer that minimizes silicon waste|

US5316559A|1991-12-18|1994-05-31|St. Florian Company|Dicing blade composition|

US5259149A|1991-12-18|1993-11-09|St. Florian Company|Dicing blade hub and method|

US5256578A|1991-12-23|1993-10-26|Motorola, Inc.|Integral semiconductor wafer map recording|

US5303688A|1992-04-03|1994-04-19|Chiuminatta Edward R|Mounting arbor for saw cutting blades|

US5280193A|1992-05-04|1994-01-18|Lin Paul T|Repairable semiconductor multi-package module having individualized package bodies on a PC board substrate|

US5787174A|1992-06-17|1998-07-28|Micron Technology, Inc.|Remote identification of integrated circuit|

US5422435A|1992-05-22|1995-06-06|National Semiconductor Corporation|Stacked multi-chip modules and method of manufacturing|

US5323150A|1992-06-11|1994-06-21|Micron Technology, Inc.|Method for reducing conductive and convective heat loss from the battery in an RFID tag or other battery-powered devices|

US5362681A|1992-07-22|1994-11-08|Anaglog Devices, Inc.|Method for separating circuit dies from a wafer|

US5319521A|1992-08-17|1994-06-07|Rockwell International Corporation|Ceramic frames and capsules for Z-axis modules|

US5438216A|1992-08-31|1995-08-01|Motorola, Inc.|Light erasable multichip module|

US6117707A|1994-07-13|2000-09-12|Shellcase Ltd.|Methods of producing integrated circuit devices|

IT1256262B|1992-12-30|1995-11-29|Elio Cavagna|DEVICE FOR THE TRANSVERSAL CUTTING OF MATERIALS OF VARIOUS KINDS, PREVALENTLY IN THE FORM OF A TAPE|

US5580831A|1993-07-28|1996-12-03|Fujitsu Limited|Sawcut method of forming alignment marks on two faces of a substrate|

US5326428A|1993-09-03|1994-07-05|Micron Semiconductor, Inc.|Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability|

US5468541A|1993-09-07|1995-11-21|United Microelectronics Corporation|Thin film delamination test chip|

GB2283863A|1993-11-16|1995-05-17|Ibm|Direct chip attach module|

US5477082A|1994-01-11|1995-12-19|Exponential Technology, Inc.|Bi-planar multi-chip module|

US5418687A|1994-02-01|1995-05-23|Hewlett-Packard Company|Wafer scale multi-chip module|

US5461008A|1994-05-26|1995-10-24|Delco Electronics Corporatinon|Method of preventing aluminum bond pad corrosion during dicing of integrated circuit wafers|

US5532457A|1994-06-22|1996-07-02|International Business Machines Corporation|Modified quartz plate to provide non-uniform light source|

US5465470A|1994-08-31|1995-11-14|Lsi Logic Corporation|Fixture for attaching multiple lids to multi-chip module integrated circuit|

US5521125A|1994-10-28|1996-05-28|Xerox Corporation|Precision dicing of silicon chips from a wafer|

US5579671A|1995-01-18|1996-12-03|Bowlin; William P.|Automatic stem cutting apparatus and method|

US5907984A|1995-04-19|1999-06-01|Cutting Edge Inc.|Parallel cutting assembly for cutting sheet material|

US5604673A|1995-06-07|1997-02-18|Hughes Electronics|Low temperature co-fired ceramic substrates for power converters|

US5483503A|1995-06-30|1996-01-09|Durel Corporation|Split chip inverter for EL lamp|

US5612513A|1995-09-19|1997-03-18|Micron Communications, Inc.|Article and method of manufacturing an enclosed electrical circuit using an encapsulant|

KR100421301B1|1995-10-16|2004-09-18|인터유니베르지테르 마이크로-엘렉트로니카 센트룸 파우체트베|Polymer stud-matrix housing for microwave circuit arrangements|

US5851845A|1995-12-18|1998-12-22|Micron Technology, Inc.|Process for packaging a semiconductor die using dicing and testing|

KR100192216B1|1996-02-29|1999-06-15|황인길|Converting method of wafer map|

US5729438A|1996-06-07|1998-03-17|Motorola, Inc.|Discrete component pad array carrier|

US6250192B1|1996-11-12|2001-06-26|Micron Technology, Inc.|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions|

US6006739A|1996-11-12|1999-12-28|Micron Technology, Inc.|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions|

US6104333A|1996-12-19|2000-08-15|Micron Technology, Inc.|Methods of processing wireless communication, methods of processing radio frequency communication, and related systems|

FR2764111A1|1997-06-03|1998-12-04|Sgs Thomson Microelectronics|METHOD FOR MANUFACTURING SEMICONDUCTOR PACKAGES INCLUDING AN INTEGRATED CIRCUIT|

US6268796B1|1997-12-12|2001-07-31|Alfred Gnadinger|Radio frequency identification transponder having integrated antenna|

US6104291A|1998-01-09|2000-08-15|Intermec Ip Corp.|Method and apparatus for testing RFID tags|

US6156625A|1998-03-07|2000-12-05|Texas Instruments Incorporated|Partial semiconductor wafer processing using wafermap display|

US6130473A|1998-04-02|2000-10-10|National Semiconductor Corporation|Lead frame chip scale package|US6250192B1|1996-11-12|2001-06-26|Micron Technology, Inc.|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions|

US6493934B2|1996-11-12|2002-12-17|Salman Akram|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions|

JP3203365B2|1997-12-02|2001-08-27|株式会社東京精密|Work cutting method in dicing machine|

KR100285413B1|1998-09-03|2001-04-02|김세광|Rim type diamond blade|

US6632126B1|1999-01-22|2003-10-14|Jesse G. Cogswell|Blade ring saw assembly|

JP4347960B2|1999-09-14|2009-10-21|株式会社ディスコ|Dicing method|

JP2001347416A|2000-06-06|2001-12-18|Matsushita Electric Ind Co Ltd|Cutting device and cutting method|

JP4640715B2|2000-07-14|2011-03-02|株式会社ディスコ|Alignment method and alignment apparatus|

JP3834000B2|2000-10-05|2006-10-18|本田技研工業株式会社|Metal sheet drum cutting device|

US20020081772A1|2000-12-21|2002-06-27|Madrid Ruben P.|Method and system for manufacturing ball grid arraypackages|

JP2002237472A|2001-02-07|2002-08-23|Disco Abrasive Syst Ltd|Method of cutting object to be processed|

US20020185121A1|2001-06-06|2002-12-12|Farnworth Warren M.|Group encapsulated dicing chuck|

DE10136534B4|2001-07-26|2006-05-11|Disco Hi-Tec Europe Gmbh|Wafer cutting machine|

SG118084A1|2001-08-24|2006-01-27|Micron Technology Inc|Method and apparatus for cutting semiconductor wafers|

US6787382B1|2001-08-30|2004-09-07|Micron Technology, Inc.|Method and system for singulating semiconductor components|

SG139508A1|2001-09-10|2008-02-29|Micron Technology Inc|Wafer dicing device and method|

SG102639A1|2001-10-08|2004-03-26|Micron Technology Inc|Apparatus and method for packing circuits|

JP2003151920A|2001-11-09|2003-05-23|Disco Abrasive Syst Ltd|Alignment method of object to be machined in cutting machine|

CA2412072C|2001-11-19|2012-06-19|Packers Plus Energy Services Inc.|Method and apparatus for wellbore fluid treatment|

US20030140496A1|2002-01-31|2003-07-31|Shen Buswell|Methods and systems for forming slots in a semiconductor substrate|

US20050155955A1|2003-03-10|2005-07-21|Daskal Vadim M.|Method for reducing glare and creating matte finish of controlled density on a silicon surface|

US7387742B2|2002-03-11|2008-06-17|Becton, Dickinson And Company|Silicon blades for surgical and non-surgical use|

US20090007436A1|2003-03-10|2009-01-08|Daskal Vadim M|Silicon blades for surgical and non-surgical use|

US6639302B2|2002-03-20|2003-10-28|International Business Machines Corporation|Stress reduction in flip-chip PBGA packaging by utilizing segmented chip carries|

GB0212775D0|2002-05-31|2002-07-10|Westwind Air Bearings Ltd|Machine apparatus and methods|

SG142115A1|2002-06-14|2008-05-28|Micron Technology Inc|Wafer level packaging|

CA2394560C|2002-07-24|2007-05-29|Linden Fabricating & EngineeringLtd.|Log merchandiser|

JP3640388B2|2002-10-29|2005-04-20|独立行政法人農業生物資源研究所|Method for producing labeled nucleic acid or protein|

US20040161871A1|2002-11-27|2004-08-19|Seiko Epson Corporation|Semiconductor device, method of manufacturing the same, circuit substrate and electronic equipment|

WO2004067214A2|2003-01-24|2004-08-12|Cogswell Jesse G|Blade ring saw blade|

JP2006523949A|2003-03-13|2006-10-19|ピー・デイ・エフ　ソリユーシヨンズ　インコーポレイテツド|Semiconductor wafer with non-rectangular die|

SG119185A1|2003-05-06|2006-02-28|Micron Technology Inc|Method for packaging circuits and packaged circuits|

JP2007514457A|2003-09-17|2007-06-07|ベクトン・ディキンソン・アンド・カンパニー|System and method for creating straight and non-linear grooves using routers in silicon and other crystalline materials|

US7232957B2|2003-09-25|2007-06-19|Sanyo Electric Co., Ltd.|Hybrid integrated circuit device and method of manufacturing the same|

CA2491983C|2004-01-08|2013-06-25|Geoff Wight|Laterally movable trim saw|

DE102004014644A1|2004-03-25|2005-10-13|Atmel Germany Gmbh|Integrated circuit|

US7302751B2|2004-04-30|2007-12-04|Hewlett-Packard Development Company, L.P.|Method of fabricating a rat's nest RFID antenna|

US7396484B2|2004-04-30|2008-07-08|Becton, Dickinson And Company|Methods of fabricating complex blade geometries from silicon wafers and strengthening blade geometries|

US7181837B2|2004-06-04|2007-02-27|Micron Technology, Inc.|Plating buss and a method of use thereof|

EA201400189A1|2004-06-29|2014-09-30|Текстура Корпорейшн|SYSTEM AND METHOD OF PAYMENT MANAGEMENT IN CONSTRUCTION|

WO2006008829A1|2004-07-22|2006-01-26|Renesas Technology Corp.|Process for producing semiconductor device|

JP2007036143A|2005-07-29|2007-02-08|Disco Abrasive Syst Ltd|Machining method of semiconductor wafer|

US7563694B2|2006-12-01|2009-07-21|Atmel Corporation|Scribe based bond pads for integrated circuits|

KR100871709B1|2007-04-10|2008-12-08|삼성전자주식회사|Chip stack package and method of fabricating the same|

US7798703B2|2007-05-09|2010-09-21|Infineon Technologies Ag|Apparatus and method for measuring local surface temperature of semiconductor device|

US20080295664A1|2007-06-01|2008-12-04|Semion Stolyar|Web-slitter with electronic motor control|

GB2451697A|2007-08-10|2009-02-11|Sigmala Ltd|Adjustable slitting knife holder|

US7972940B2|2007-12-28|2011-07-05|Micron Technology, Inc.|Wafer processing|

KR100989125B1|2008-07-16|2010-10-20|삼성모바일디스플레이주식회사|Mother substrate cutting apparatus and organic light emitting diode display cut thereby|

US8663410B2|2009-09-14|2014-03-04|Primera Technology, Inc.|System for finishing printed labels using multiple X-Y cutters|

US8591287B2|2010-02-26|2013-11-26|Corning Incorporated|Methods of fabricating a honeycomb extrusion die from a die body|

KR101064977B1|2011-05-04|2011-09-15|아이에스티 코리아|Processing machine for thin type light guiding plate marked intaglio dot pattern|

US20150327775A1|2011-05-13|2015-11-19|Parace, Llc|Medical examination apparatus|

US8647966B2|2011-06-09|2014-02-11|National Semiconductor Corporation|Method and apparatus for dicing die attach film on a semiconductor wafer|

US20130273717A1|2012-04-17|2013-10-17|Taiwan Semiconductor Manufacturing Co., Ltd.|Apparatus and Method for the Singulation of a Semiconductor Wafer|

JP5656915B2|2012-05-21|2015-01-21|ユニ・チャーム株式会社|Web member cutting apparatus having a plurality of fibers including tows, and cutting method|

JP5836194B2|2012-05-21|2015-12-24|ユニ・チャーム株式会社|Cutting apparatus for continuous web having a plurality of fibers including tow, and cutting method|

JP5871711B2|2012-05-21|2016-03-01|ユニ・チャーム株式会社|Web member cutting apparatus having a plurality of fibers including tows, and cutting method|

US9812350B2|2013-03-06|2017-11-07|Qorvo Us, Inc.|Method of manufacture for a silicon-on-plastic semiconductor device with interfacial adhesion layer|

US9252478B2|2013-03-15|2016-02-02|A.K. Stamping Company, Inc.|Method of manufacturing stamped antenna|

US9409394B2|2013-05-31|2016-08-09|Stmicroelectronics, Inc.|Method of making inkjet print heads by filling residual slotted recesses and related devices|

US9583414B2|2013-10-31|2017-02-28|Qorvo Us, Inc.|Silicon-on-plastic semiconductor device and method of making the same|

US9824951B2|2014-09-12|2017-11-21|Qorvo Us, Inc.|Printed circuit module having semiconductor device with a polymer substrate and methods of manufacturing the same|

US10085352B2|2014-10-01|2018-09-25|Qorvo Us, Inc.|Method for manufacturing an integrated circuit package|

US9530709B2|2014-11-03|2016-12-27|Qorvo Us, Inc.|Methods of manufacturing a printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer|

US9406347B2|2014-12-18|2016-08-02|Freescale Semiconductor, Inc.|Semiconductor wafer and method of fabricating an IC die|

US9613831B2|2015-03-25|2017-04-04|Qorvo Us, Inc.|Encapsulated dies with enhanced thermal performance|

US9960145B2|2015-03-25|2018-05-01|Qorvo Us, Inc.|Flip chip module with enhanced properties|

US20160343604A1|2015-05-22|2016-11-24|Rf Micro Devices, Inc.|Substrate structure with embedded layer for post-processing silicon handle elimination|

CN104827594A|2015-06-11|2015-08-12|河南鸿昌电子有限公司|Wire cutting machine capable of pouring bonding agent|

US9592563B1|2015-07-20|2017-03-14|Harley D. James, Jr.|Two-bladed table saw with selective stationary blade|

US10276495B2|2015-09-11|2019-04-30|Qorvo Us, Inc.|Backside semiconductor die trimming|

CN105643818A|2015-12-31|2016-06-08|湖南大学|Multi-blade cutting device and cutting method|

US10020405B2|2016-01-19|2018-07-10|Qorvo Us, Inc.|Microelectronics package with integrated sensors|

EP3211666A1|2016-02-26|2017-08-30|Infineon Technologies AG|Multiple substrate|

US10090262B2|2016-05-09|2018-10-02|Qorvo Us, Inc.|Microelectronics package with inductive element and magnetically enhanced mold compound component|

US10773952B2|2016-05-20|2020-09-15|Qorvo Us, Inc.|Wafer-level package with enhanced performance|

US10784149B2|2016-05-20|2020-09-22|Qorvo Us, Inc.|Air-cavity module with enhanced device isolation|

US10103080B2|2016-06-10|2018-10-16|Qorvo Us, Inc.|Thermally enhanced semiconductor package with thermal additive and process for making the same|

US10079196B2|2016-07-18|2018-09-18|Qorvo Us, Inc.|Thermally enhanced semiconductor package having field effect transistors with back-gate feature|

CN109844938A|2016-08-12|2019-06-04|Qorvo美国公司|Wafer-class encapsulation with enhancing performance|

WO2018031994A1|2016-08-12|2018-02-15|Qorvo Us, Inc.|Wafer-level package with enhanced performance|

WO2018031999A1|2016-08-12|2018-02-15|Qorvo Us, Inc.|Wafer-level package with enhanced performance|

US10109502B2|2016-09-12|2018-10-23|Qorvo Us, Inc.|Semiconductor package with reduced parasitic coupling effects and process for making the same|

US10090339B2|2016-10-21|2018-10-02|Qorvo Us, Inc.|Radio frequencyswitch|

US10749518B2|2016-11-18|2020-08-18|Qorvo Us, Inc.|Stacked field-effect transistor switch|

US10068831B2|2016-12-09|2018-09-04|Qorvo Us, Inc.|Thermally enhanced semiconductor package and process for making the same|

US10647017B2|2017-05-26|2020-05-12|Gemini Saw Company, Inc.|Fluid-driven ring saw|

US10490471B2|2017-07-06|2019-11-26|Qorvo Us, Inc.|Wafer-level packaging for enhanced performance|

US10784233B2|2017-09-05|2020-09-22|Qorvo Us, Inc.|Microelectronics package with self-aligned stacked-die assembly|

US10366972B2|2017-09-05|2019-07-30|Qorvo Us, Inc.|Microelectronics package with self-aligned stacked-die assembly|

US11152363B2|2018-03-28|2021-10-19|Qorvo Us, Inc.|Bulk CMOS devices with enhanced performance and methods of forming the same utilizing bulk CMOS process|

US10804246B2|2018-06-11|2020-10-13|Qorvo Us, Inc.|Microelectronics package with vertically stacked dies|

US11069590B2|2018-10-10|2021-07-20|Qorvo Us, Inc.|Wafer-level fan-out package with enhanced performance|

US10964554B2|2018-10-10|2021-03-30|Qorvo Us, Inc.|Wafer-level fan-out package with enhanced performance|

US11225943B2|2019-04-23|2022-01-18|Best Blade Recycling, Llc|System and method for three dimensional positioning a wind turbine blade and a plurality of saw blades with respect to each other for making a plurality of cuts in a wind turbine blades for recycling|

CN110843150A|2019-11-27|2020-02-28|湖南大合新材料有限公司|Tellurium-zinc-cadmium polycrystal cutting device|

法律状态:
2002-07-18| STCF| Information on status: patent grant|Free format text: PATENTED CASE |

2006-01-13| FPAY| Fee payment|Year of fee payment: 4 |

2010-01-06| FPAY| Fee payment|Year of fee payment: 8 |

2014-01-08| FPAY| Fee payment|Year of fee payment: 12 |

2016-05-12| AS| Assignment|Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |

2016-06-02| AS| Assignment|Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |

2017-06-08| AS| Assignment|Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |

2018-08-23| AS| Assignment|Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |

2019-10-09| AS| Assignment|Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |

优先权:

申请号 | 申请日 | 专利标题

US08/747,299|US6250192B1|1996-11-12|1996-11-12|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions|

US09/069,561|US6119675A|1996-11-12|1998-04-29|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions|

US09/270,539|US6155247A|1996-11-12|1999-03-17|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions|

US09/434,147|US6196096B1|1996-11-12|1999-11-04|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions|

US09/753,159|US6427676B2|1996-11-12|2001-01-02|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions|US09/753,159| US6427676B2|1996-11-12|2001-01-02|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions|

US09/978,480| US6691696B2|1996-11-12|2001-10-17|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions|

US10/701,957| US6932077B2|1996-11-12|2003-11-05|Method for sawing wafers employing multiple indexing techniques for multiple die dimensions and dicing apparatus|

US11/137,048| US7387119B2|1996-11-12|2005-05-25|Dicing saw with variable indexing capability|

[返回顶部]