• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    Disclosed is a semiconductor device capable of increasing the operational speed and reducing the power consumption. The semiconductor device includes an n-channel field effect transistor and a p-channel field effect transistor which are provided on a common base-substrate. A surface region, in which the n-channel field effect transistor is provided, of the base-substrate includes: a silicon substrate; a buffer layer formed on the silicon substrate, the buffer layer being made from a silicon-germanium compound having a germanium concentration gradually increased toward an upper surface of the buffer layer; a relax layer formed on the buffer layer, the relax layer being made from a silicon-germanium compound having a germanium concentration nearly equal to that of a surface portion of the buffer layer; and a silicon layer formed on the relax layer. Source/drain regions are formed in the silicon layer. A surface region, on which the p-channel field effect transistor is provided, of the base-substrate, includes: the silicon substrate; a silicon-germanium compound layer formed on the silicon substrate; and a cap layer formed on the silicon-germanium compound layer, the cap layer being made from silicon.
    公开号:US20010003364A1
    申请号:US09/733,474
    申请日:2000-12-08
    公开日:2001-06-14
    发明作者:Minoru Sugawara；Takashi Noguchi
    申请人:Sony Corp；
    IPC主号:H01L21-823892
    专利说明:
    [0001] The present invention relates to a semiconductor device and a fabrication method thereof, and particularly to a semiconductor device in which an n-channel field effect transistor and a p-channel field effect transistor are provided on a common base-substrate, and a fabrication method thereof. [0001]
    [0002] In recent years, along with rapid advance in digitization of information processing means, there have been strong demands to increase the operational speeds of semiconductor devices and to reduce the power consumption of semiconductor devices. Conventionally, the increase in operational speed of semiconductor devices has been achieved by making finer device structures, and the reduction in power consumption thereof has been achieved by adopting semiconductor devices of a complementary type including n-channel and p-channel field effect transistors. The technique for making finer device structures, however, has already reached a limitation of a lithography process, in which a pattern having a size smaller than a wavelength of exposure light has been needed to be formed by lithography, and accordingly, at the lithography step, it has come to be difficult to ensure a sufficient process tolerance. In other words, the attempt to increase the operational speeds of semiconductor devices by making finer device structures is coming closer to a limitation. [0002]
    [0003] For field effect transistors, there has been proposed an attempt to solve the above problem by imparting a strain effect to a channel layer. The formation of devices using a material layer having such a strain effect has become possible by an advanced thin film formation technology using a group IV element containing semiconductor material such as silicon or a silicon-germanium compound, and at present, improved low voltage devices have been actively developed by using material layers having the strain effect. [0003]
    [0004] The strain effect means a phenomenon that if stress is applied to a semiconductor thin film, the energy band of the semiconductor is strained, to thereby change the effective masses of carriers in the semiconductor. The formation of a semiconductor thin film having the strain effect has become possible by controlling an internal stress applied to a multi-layer film typically containing a silicon layer and a silicon-germanium compound layer by a molecular beam epitaxy process or an ultrahigh vacuum chemical vapor deposition process (UHV-CVD). High performance MOS based devices, sensors, and the like of a type in which a difference in band gap and film strain are controlled by hetero-junction have been also developed. [0004]
    [0005] A silicon based MOS (Metal-Oxide-Semiconductor) including layers each having a strain effect can be produced by sequentially stacking a buffer layer made from a silicon-germanium compound having a germanium concentration gradually increased toward an upper surface of the buffer layer, a relax layer made from a silicon-germanium compound, and a silicon layer on a silicon substrate in this order. In this MOS transistor, since tensile stress is generated in the silicon layer, a strain effect due to the tensile stress appears, with a result that the mobility of electrons is increased by the strain effect in the silicon layer; and since compressive stress is generated in the silicon-germanium compound layer formed on the silicon substrate, a strain effect due to the compressive stress appears, with a result that the mobility of positive holes is increased by the strain effect in the silicon-germanium compound layer. [0005]
    [0006] A field effect transistor produced by controlling stress in a channel layer by making use of the above-described strain effect exhibits a high mutual conductance [gm (mobility)]. A pMOS transistor produced by making use of the strain effect has been disclosed in Appl. Phys. Letter (USA), 63(1993) S. P. Voinigensen et al., p660, and IEEE Electronic Devices (USA), 43(1996), L. H. Jiang and R. G. Elliman, p97. Further, an nMOS transistor produced by making use of the strain effect has been disclosed in Appl. Phys. Letter (USA), 64(1994) K. Ismail et al., p3124 and IEDM 94-37 (USA), (1994) J. Welser et al. [0006]
    [0007] The semiconductor devices produced by making use of the strain effect have the following problem: [0007]
    [0008] In a silicon layer formed on a relax layer, the mobility of electrons is increased by the strain effect due to tensile stress; however, the mobility of positive holes is reduced. Accordingly, while an nMOS transistor having an improved low voltage can be obtained, the performance of a pMOS transistor cannot be improved, with a result that the performance of the CMOS cannot be significantly improved. [0008]
    [0009] On the other hand, in a silicon-germanium compound layer formed on a silicon substrate, the mobility of positive holes is improved by the strain effect due to compressive stress; however, the mobility of electrons is reduced. Accordingly, while a pMOS transistor having an improved low voltage can be obtained, the performance of an nMOS transistor cannot be improved, with a result that the performance of the CMOS cannot be significantly improved. [0009]
    [0010] As described above, according to the related art method, it has been impossible to obtain a high performance CMOS and hence to produce a semiconductor device having a high performance and a low power consumption. [0010] SUMMARY OF THE INVENTION
    [0011] An object of the present invention is to provide a semiconductor device capable of increasing the operational speed and reducing the power consumption by providing an nMOS in which the mobility of electrons is increased by a strain effect and a pMOS in which the mobility of positive holes is increased by the strain effect on a common base-substrate, and to provide a method of fabricating the semiconductor device by using the same fabrication process as that used for fabricating a related art CMOS in which the base-substrate is configured as only a silicon substrate. [0011]
    [0012] To achieve the above object, according to a first aspect of the present invention, there is provided a semiconductor device including an n-channel field effect transistor and a p-channel field effect transistor, the both transistors being provided on a common base-substrate, wherein a surface region, in which the n-channel field effect transistor is provided, of the base-substrate includes: a silicon substrate; a buffer layer formed on the silicon substrate, the buffer layer being made from a silicon-germanium compound having a germanium concentration gradually increased toward an upper surface of the buffer layer; a relax layer formed on the buffer layer, the relax layer being made from a silicon-germanium compound having a germanium concentration nearly equal to that of a surface portion of the buffer layer; and a silicon layer formed on the relax layer, and wherein a surface region, on which the p-channel field effect transistor is provided, of the base-substrate, includes: the silicon substrate; a silicon-germanium compound layer formed on the silicon substrate; and a cap layer formed on the silicon-germanium compound layer, the cap layer being made from silicon. In the above-mentioned semiconductor device, source/drain regions of the n-channel field effect transistor may be formed in the silicon layer, and the regions of the p-channel field effect transistor may be formed in the silicon-germanium compound layer. [0012]
    [0013] With this configuration, since the semiconductor device has the CMOS configuration in which the n-channel field effect transistor and the p-channel field effect transistor are provided on the common base-substrate, the power consumption can be reduced. Further, in the n-channel field effect transistor, since the silicon layer is provided on the relax layer made from the silicon-germanium compound whose stress is relaxed because it is formed on the buffer layer, tensile stress is generated in the silicon layer, so that the mobility of electrons is increased by the strain effect due to tensile stress in the silicon layer; and in the p-channel field effect transistor, since the silicon-germanium compound layer is provided on the silicon substrate, compressive stress is generated in the silicon-germanium compound layer, so that the mobility of positive holes is increased due to the strain effect due to the compressive stress in the silicon-germanium compound layer. According to the semiconductor device of the present invention, since the source/drain regions are formed in each of the silicon layer and silicon-germanium compound layer having the above-described unique properties, the operational speeds of the n-channel field effect transistor and p-channel field transistor can be improved. [0013]
    [0014] According to a second aspect of the present invention, there is provided a method of fabricating a semiconductor device in which an n-channel field effect transistor and a p-channel field effect transistor are provided on a common base-substrate, the method including the steps of: etching a surface layer of an n-channel region, in which the n-channel field effect transistor is to be formed, of a silicon substrate, to form a stepped recess at the n-type region; forming a buffer layer made from a silicon-germanium compound having a germanium concentration gradually increased toward an upper surface of the buffer layer on the silicon substrate; forming a relax layer made from a silicon-germanium compound having a germanium concentration nearly equal to that of a surface portion of the buffer layer on the buffer layer; forming a silicon layer on the relax layer; removing the silicon layer, the relax layer, and the buffer layer in a p-type region, on which a p-channel field effect transistor is to be formed, of the silicon substrate, by etching using a resist pattern as a mask; forming a silicon-germanium compound layer on both the silicon substrate and the silicon layer; planarizing the surface of the silicon-germanium compound layer in a state that the silicon layer is exposed in the n-type region and the silicon-germanium compound layer is left in the p-type region; forming a silicon epitaxial layer on both the silicon layer and the silicon-germanium compound layer, to form a silicon layer composed of the silicon layer and the silicon epitaxial layer in the n-type region, and to form a cap layer composed of the silicon epitaxial layer in the p-type region; and forming gate electrodes on the silicon layer in the n-type region and on the cap layer in the p-type region via a gate insulating film, and forming n-type source/drain regions in the silicon layer and p-type source/drain regions in the silicon-germanium compound layer. [0014]
    [0015] With this configuration, the n-channel field effect transistor, in which the silicon layer is formed on the silicon substrate via the buffer layer and relax layer and the source/drain regions are formed in the silicon layer, is provided in the n-type region; and a p-channel field effect transistor, in which a silicon-germanium compound layer is formed on the silicon substrate and the source/drain regions are formed in the silicon-germanium compound layer, is provided in the p-type region. In this case, the silicon-germanium layer is formed in the state that the buffer layer, relax layer, and silicon layer are left in the stepped recess formed at the n-type region of the silicon substrate, and the surface of the silicon-germanium compound layer is planarized by a CMP process in such a manner as to expose the silicon layer only in the n-type region, and accordingly, the gate electrodes of the n-channel field effect transistor and p-channel field effect transistor are formed on a planar base-substrate. As a result, the planar structure of the semiconductor device of the present invention becomes similar to that of a related art semiconductor device in which the base-substrate is configured as only a silicon substrate. [0015] BRIEF DESCRIPTION OF THE DRAWINGS
    [0016] FIG. 1 is a sectional view of a semiconductor device according to the present invention; and [0016]
    [0017] FIGS. 2A to [0017] 2D are sectional views of fragmental structures of the semiconductor device shown in FIG. 1, for illustrating steps of fabricating the semiconductor device;
    [0018] FIGS. 3A to [0018] 3C are views similar to FIGS. 2A to 2D showing the steps, continued from those shown in FIGS. 2A to 2D, of fabricating the semiconductor device;
    [0019] FIGS. 4A to [0019] 4D are views similar to FIGS. 2A to 2D showing the steps, continued from those shown in FIGS. 3A to 3C, of fabricating the semiconductor device;
    [0020] FIGS. 5A to [0020] 5C are views similar to FIGS. 2A to 2D showing the steps, continued from those shown in FIGS. 4A to 4D, of fabricating the semiconductor device; and
    [0021] FIGS. 6A to [0021] 6C are views similar to FIGS. 2A to 2D showing the steps, continued from those shown in FIGS. 5A to 5C, of fabricating the semiconductor device. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
    [0022] Hereinafter, an embodiment of the present invention will be described with reference to the drawings. [0022]
    [0023] FIG. 1 is a sectional view of a semiconductor device to which the present invention is applied. The semiconductor device has a CMOS configuration in which an n-channel field effect transistor (nMOSTr) [0023] 15 a and a p-channel field effect transistor (pMOSTr) 15 b are provided on a common base-substrate. FIGS. 2A to 6C are sectional views of fragmental structures of the semiconductor device shown in FIG. 1, for illustrating a method of fabricating the semiconductor device.
    [0024] Referring first to FIG. 2A, a p-type silicon substrate [0024] 1 having a diameter of 200 mm, produced by a Czochralski process, is prepared. A resist pattern (not shown) having a thickness of 2.0 μm is formed on the silicon substrate 1 by a lithography process. The resist pattern has an opening portion corresponding to an n-type region 1 a on which an nMOSTr is to be formed, and a mask portion corresponding to a p-type region 1 b on which a pMOSTr is to be formed. The silicon substrate 1 is etched by using the resist pattern as a mask, to form a stepped recess having a depth of about 2.3 μm at the n-type region 1 a. The etching is performed in high density plasma containing a fluorine based gas such as methane tetrafluoride (CF4). The resist pattern is removed after etching.
    [0025] Referring to FIG. 2B, a buffer layer [0025] 2 having a thickness of about 1.68 μm, which is made from a silicon-germanium compound (Si1-xGex) having a germanium (Ge) concentration changed in the thickness direction, is formed on the silicon substrate 1. The composition ratio x is changed in a range of 0 to 0.3 in the thickness direction from the silicon substrate 1 side to the upper surface of the buffer layer 2. However, the upper limit of the composition ratio x of germanium, that is, the composition ratio x at the uppermost portion of the buffer layer 2 may exceed 0.3, and preferably less than 0.5.
    [0026] The buffer layer [0026] 2 is formed on the silicon substrate 1 by an ultrahigh vacuum chemical vapor deposition (UHV-CVD) process using a CVD system typically including a load lock chamber, a reaction chamber composed of a quartz tube, and an unload lock chamber. To be more specific, a quartz boat on which 20 pieces of upright silicon substrates 1 are placed is set in the reaction chamber, and the buffer layer 2 is formed on the silicon substrates 1. At this time, the substrate temperature is set in a range of 600 to 900°C., and a silane gas (SiH4) and a germane gas (GeH4) are made to flow in the reaction chamber in a state that hydrogen gas (H2) or argon gas (Ar) has flown in the reaction chamber as a carrier gas. At the initial stage of film formation, only the carrier gas and the silane gas is made to flow, to deposit crystals of Si to a thickness of about 0.1 to 0.3 μm, thereby moderating the surface roughness of the silicon substrate 1 caused by etching. Subsequently, the germane gas is made to flow in the reaction chamber while adjusting the flow rate in accordance with a specific composition ratio of germanium. In this case, the flow rates of the silane gas and germane gas are adjusted by alternately introducing the silane gas and germane gas at time intervals of a value typically ranging from several hundreds msec to several sec. This facilitates the adjustment of the flow rates of the silane gas and germane gas and improves the crystallinity of the buffer layer 2. The above value of time intervals is suitably selected depending on a conductance of each of the reaction chamber and evacuation system and a gas residence time, and the flow rates of the silane gas and germane gas are adjusted by a computer-controlled highly responsive mass flow controller. Additionally, a single-wafer type CVD system may be used for formation of the buffer layer 2.
    [0027] It is checked on off-line whether or not the buffer layer [0027] 2 thus formed has the specific composition, by analysis such as X-ray diffraction, Rutherford back-scattering (RBS), secondary ion mass spectrometry (SIMS), observation by transmission electron microscope (TEM), spectroscopic ellipsometry, or surface reflection.
    [0028] Referring to FIG. 2C, a relax layer [0028] 3 having a thickness of about 0.6 μm, which is made from a silicon-germanium compound (Si1−yGey), is formed on the buffer layer 2. The composition ratio y of germanium in the relax layer 3 is set at a value nearly equal to the composition ratio x of germanium at the uppermost portion of the buffer layer 2. The relax layer 3 functions as a stress-relaxed layer.
    [0029] Following the formation of the buffer layer [0029] 2, the relax layer 3 is formed in the above-described reaction chamber. Like the formation of the buffer layer 2, the silane gas and germane gas are alternatively introduced at time intervals of a value typically ranging from several hundreds msec to several sec.
    [0030] Referring to FIG. 2D, the substrate temperature is cooled to 600°C. in a state that a slight amount of the carrier gas is made to flow in the reaction chamber. In this case, to prevent occurrence of thermal stress due to rapid temperature drop, the substrate temperature is dropped at a rate of about −2° C./min. After the substrate temperature is dropped to 600°C., the silane gas is made to flow in addition to the carrier gas, to form a silicon layer [0030] 4 on the relax layer 3 by epitaxial growth. At this formation step, tensile stress is generated in the silicon layer 4. Accordingly, the silicon layer 4 functions as a layer having a strain effect due to the tensile stress generated in the layer. The silicon layer 4 also functions to protect the relax layer 3 from an external environment.
    [0031] In addition, the thickness of the silicon layer [0031] 4 is set such that the surface of the n-type region 1 a of the silicon layer is about 50-100 nm higher than the surface of the silicon substrate 1 in the p-type region.
    [0032] Referring to FIG. 3A, a sacrifice oxide film [0032] 5 is formed on the silicon layer 4 by a thermal oxidation process or a CVD process. In this case, to suppress deterioration of the crystal state of each layer made from the silicon-germanium compound formed at the previous steps, the film formation temperature is set at a value of 850°C. or less. In the case of forming the sacrifice oxide film 5 by rapid thermal anneal (RTA) or laser anneal, however, the film formation may be performed under a condition that the heating temperature at a limited region is suppressed at a value less than 937°C. which is a melting point of germanium.
    [0033] Referring to FIG. 3B, the sacrifice oxide film [0033] 5, silicon layer 4, relax layer 3, and buffer layer 2 in the p-type region 1 b are removed by etching using a resist pattern (not shown) having a thickness of about 2.3 μm as a mask, to expose the silicon substrate 1 in the p-type region 1 b. The resist pattern has an opening portion corresponding to the p-type region 1 b and a mask portion corresponding to the n-type region 1 a. The etching is performed in high density plasma containing a fluorine based gas such as methane tetrafluoride (CF4). The resist pattern is removed after etching.
    [0034] The silicon substrate [0034] 1 is overall subjected to chemical mechanical polishing (CMP), to remove damages, caused by etching, on the surface layer of the silicon substrate 1. At this CMP step, only the surface layer of the silicon substrate 1 in the p-type region 1 b is polished because the sacrifice oxide film 5 functions as a mask for the n-type region 1 a.
    [0035] Referring to FIG. 3C, the sacrifice oxide film [0035] 5 is removed by wet etching using dilute hydrofluoric acid. After removal of the sacrifice oxide film 5, the surface of the siliconlayer 4 in the n-type region 1 a is about 50-100 nm higher than the surface of the silicon substrate 1 in the p-type region 1 b.
    [0036] Referring to FIG. 4A, a silicon-germanium compound (Si[0036] 1−xGex) layer 6 having a thickness of about 100 nm is formed on both the silicon substrate 1 and the silicon layer 4. The composition ratio z of germanium in the silicon-germanium compound is set in a range of 0.1 to 0.8, preferably, at a value near 0.2. Like the formation of the buffer layer 2, the formation of the silicon-germanium compound layer 6 is performed by alternately introducing the silane gas and germanium gas at time intervals of a value ranging from several hundreds msec to several sec. The silicon-germanium compound layer 6 formed on the silicon substrate 1 functions as a layer having a strain effect due to compressive stress generated in the layer.
    [0037] Referring to FIG. 4B, the surface of the silicon-germanium compound layer [0037] 6 is planarized by the CMP process, to expose the silicon layer 4 in the n-type region 1 a while leaving the silicon-germanium compound layer 6 in the p-type region 1 b. With this planarization, the thickness of the silicon layer 4 in the n-type region 1 a becomes about 20 nm, and the thickness of the silicon-germanium compound layer 6 in the p-type region 1 b becomes about 10 nm.
    [0038] Referring to FIG. 4C, a silicon epitaxial layer [0038] 7 having a thickness of about 100 nm is formed on both the silicon layer 4 and the silicon-germanium compound layer 6, whereby a silicon layer 7 a composed of the silicon epitaxial layer 7 and the silicon layer 4 is formed in the n-type region 1 a, and the silicon epitaxial layer 7 becomes a cap layer 7 b in the p-type region 1 b. In the case of formation of a gate insulating film at the subsequent step, the cap layer 7 b functions to improve the quality of the gate insulating film.
    [0039] Referring to FIG. 4D, a sacrifice oxide film [0039] 8 is formed on the silicon epitaxial layer 7. The sacrifice oxide film 8 is formed in the same manner as that for formation of the sacrifice oxide film 5 (see FIG. 3A).
    [0040] Referring to FIG. 5A, a trench [0040] 9 is formed in an isolation region on the surface side of the silicon substrate 1 in the following procedure. A resist pattern (not shown) having an opening portion corresponding to the isolation region and a mask portion corresponding to device formation areas of the n-type region 1 a and p-type region 1 b is set over the silicon substrate 1. The resist pattern is formed by a lithography process using KrF excimer laser light as exposure light. The trench 9 having a depth of about 2.8 μm is formed in the isolation region by etching using the resist pattern as a mask. The resist pattern is removed after the formation of the trench 9.
    [0041] If the n-type region [0041] 1 a and p-type region 1 b are provided at positions adjacent to each other, the width of the isolation region is set at such a value that the isolation region partially contains a stepped portion of the silicon substrate 1 in order to prevent occurrence of leakage current.
    [0042] Referring to FIG. 5B, a silicon oxide film [0042] 10 is formed on the silicon substrate 1 in such a manner as to bury the trench 9 by a high density plasma CVD process. After that, referring to FIG. 5C, the silicon oxide film 10 and the sacrifice oxide film are subjected to CMP process, to expose the silicon layer 7 a in the n-type region 1 a and also expose the cap layer 7 b in the p-type region 1 b while leaving the silicon oxide film 10 only in the trench 9, whereby a shallow trench isolation (STI) 10 a formed by the silicon oxide film 10 buried in the trench 9 is formed.
    [0043] Referring to FIG. 6A, silicon oxide is grown on the surface portions of the silicon layer [0043] 7 a and the cap layer 7 b to a thickness of about 5 nm by the thermal oxidation process, to form a gate oxide film 11. The oxidation temperature used for the formation of the gate oxide film 11 is set at a value equal to that used for the formation of the sacrifice oxide film 5.
    [0044] Referring to FIG. 6B, a polysilicon film [0044] 12 having a thickness of about 250 nm is formed on the gate oxide film 11 by a sputtering process.
    [0045] Referring to FIG. 6C, the polysilicon film [0045] 12 and the gate oxide film 11 are etched by using a resist pattern (not shown) formed by the lithography process as a mask, to form gate electrodes 12 a made from the polysilicon film 12 on the silicon layer 7 a in the n-type region 1 a and the cap layer 7 b in the p-type region 1 b via the gate oxide film 11.
    [0046] After a resist-pattern covering the p-type region [0046] 1 b is set, ions of an n-type impurity are implanted in the silicon layer 7 a in the n-type region 1 a by using the gate electrode 12 a as a mask, to form source/drain regions 13 a in the silicon layer 7 a. Similarly, after a resist-pattern covering the n-type region 1 a is set, ions of a p-type impurity are implanted in the silicon-germanium compound layer 6 in the p-type region 1 b by using the gate electrode 12 a as a mask, to form source/drains regions 13 b in the silicon-germanium compound layer 6. The resist pattern is removed after ion implantation.
    [0047] Subsequently, side walls [0047] 14 made from an insulating film are formed on side walls of each of the gate electrodes 12 a and gate oxide film portions 11.
    [0048] In this way, a semiconductor device, in which the nMOSTr [0048] 15 a is provided in the n-type region 1 a of the silicon substrate 1 and the pMOSTr 15 b is provided in the p-type region 1 b of the same silicon substrate 1 is obtained. In the nMOSTr 15 a of the semiconductor device thus formed, the source/drain region 13 a are formed in the silicon layer 7 a formed on the silicon substrate 1 via the buffer layer 2 made from the silicon-germanium compound and the relax layer 3 made from the silicon-germanium compound layer, and in the pMOSTr 15 b of the semiconductor device, the source/drain regions 13 b are formed in the silicon-germanium compound layer 6 formed on the silicon substrate 1.
    [0049] In the nMOSTr [0049] 15 a, since the silicon layer 7 a is provided on the relax layer 3 made from the silicon-germanium compound whose stress is relaxed because it is formed on the buffer layer 2, tensile stress is generated in the silicon layer 7 a, so that the mobility of electrons is increased by the strain effect due to tensile stress in the silicon layer 7 a. As a result, the operational speed of the nMOSTr 15 a in which the source/drains regions 13 a are formed in the silicon layer 7 a is improved.
    [0050] On the other hand, in the pMOSTr [0050] 15 b, since the silicon-germanium compound layer 6 is provided on the silicon substrate 1, compressive stress is generated in the silicon-germanium compound layer 6, so that the mobility of positive holes is increased due to the strain effect due to the compressive stress in the silicon-germanium compound layer 6. As a result, the operational speed of the pMOSTr 15 b in which the source/drain regions 13 b are formed in the silicon-germanium compound layer 6 is improved.
    [0051] Another advantage of the semiconductor device is that since the semiconductor device has a CMOS configuration that the nMOSTr [0051] 15 a and the pMOSTr 15 b are provided on the common base-substrate, the power consumption thereof can be reduced. The semiconductor device has a further advantage that since the operational speed of each of the nMOSTr 15 a and pMOSTr 15 b is improved, the operational speed of a logic circuit can be made as high as several times to several tens times as compared with the related art CMOS in which the base-substrate is configured as only the silicon substrate.
    [0052] According to this embodiment, since a portion in which crystal defects are easy to occur, that is, a boundary portion between the n-type region [0052] 1 a and the p-type region 1 b is removed at the trench isolation 10 a formation step described with respect to the FIGS. 4A and 4B, it is possible to obtain a desired transistor performance.
    [0053] Since the planar structure of the semiconductor device in this embodiment is similar to the related art CMOS in which the base-substrate is configured as only the silicon substrate, the circuit dimension of the semiconductor device in this embodiment is similar to that of the related art CMOS, the circuit design of the related art CMOS can be used for the semiconductor device in this embodiment as it is. [0053]
    [0054] Since the above-described steps are carried out by using the technique generally used for fabricating the related art CMOS in which the base-substrate is configured as only the silicon substrate, it is possible to fabricate the semiconductor device in this embodiment without reduction of the productivity. [0054]
    权利要求:
    Claims (3)
    [1" id="US-20010003364-A1-CLM-00001] 1. A semiconductor device comprising an n-channel field effect transistor and a p-channel field effect transistor, said both transistors being provided on a common base-substrate, wherein
    a surface region, in which said n-channel field effect transistor is provided, of said base-substrate comprises: a silicon substrate; a buffer layer formed on said silicon substrate, said buffer layer being made from a silicon-germanium compound having a germanium concentration gradually increased toward an upper surface of said buffer layer; a relax layer formed on said buffer layer, said relax layer being made from a silicon-germanium compound having a germanium concentration nearly equal to that of a surface portion of said buffer layer; and a silicon layer formed on said relax layer, and wherein
    a surface region, on which said p-channel field effect transistor is provided, of said base-substrate, comprises: said silicon substrate; a silicon-germanium compound layer formed on said silicon substrate; and a cap layer formed on said silicon-germanium compound layer, said cap layer being made from silicon.
    [2" id="US-20010003364-A1-CLM-00002] 2. A semiconductor device according to
    claim 1 , wherein source/drain regions of said n-channel field effect transistor are formed in said silicon layer, and source/drain regions of said p-channel field effect transistor are formed in said silicon-germanium compound layer.
    [3" id="US-20010003364-A1-CLM-00003] 3. A method of fabricating a semiconductor device in which an n-channel field effect transistor and a p-channel field effect transistor are provided on a common base-substrate, said method comprising the steps of:
    etching a surface layer of an n-channel region, in which said n-channel field effect transistor is to be formed, of a silicon substrate, to form a stepped recess at said n-type region;
    forming a buffer layer made from a silicon-germanium compound having a germanium concentration gradually increased toward an upper surface of said buffer layer on said silicon substrate;
    forming a relax layer made from a silicon-germanium compound having a germanium concentration nearly equal to that of a surface portion of said buffer layer on said buffer layer;
    forming a silicon layer on said relax layer;
    removing said silicon layer, said relax layer, and said buffer layer in a p-type region, on which a p-channel field effect transistor is to be formed, of said silicon substrate, by etching using a resist pattern as a mask;
    forming a silicon-germanium compound layer on both said silicon substrate and said silicon layer;
    planarizing the surface of said silicon-germanium compound layer in a state that said silicon layer is exposed in said n-type region and said silicon-germanium compound layer is left in said p-type region;
    forming a silicon epitaxial layer on both said silicon layer and said silicon-germanium compound layer, to form a silicon layer composed of said silicon layer and said silicon epitaxial layer in said n-type region, and to form a cap layer composed of said silicon epitaxial layer in said p-type region; and
    forming gate electrodes on said silicon layer in said n-type region and on said cap layer in said p-type region via a gate insulating film, and forming n-type source/drain regions in said silicon layer and p-type source/drain regions in said silicon-germanium compound layer.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6841430B2|2005-01-11|Semiconductor and fabrication method thereof
    US7585704B2|2009-09-08|Method of producing highly strained PECVD silicon nitride thin films at low temperature
    US9048300B2|2015-06-02|Strained-induced mobility enhancement nano-device structure and integrated process architecture for CMOS technologies
    US7423303B2|2008-09-09|Strained silicon directly-on-insulator substrate with hybrid crystalline orientation and different stress levels
    US7198995B2|2007-04-03|Strained finFETs and method of manufacture
    US7713806B2|2010-05-11|Structures and methods for manufacturing of dislocation free stressed channels in bulk silicon and SOI MOS devices by gate stress engineering with SiGe and/or Si:C
    KR100728173B1|2007-06-13|shallow trench isolation process
    US8119472B2|2012-02-21|Silicon device on Si:C SOI and SiGe and method of manufacture
    US8319285B2|2012-11-27|Silicon-on-insulator chip having multiple crystal orientations
    US20100159684A1|2010-06-24|Metal High-K | Dual Gate Stress Engineering Using Hybrid Orientation | CMOS
    US7825470B2|2010-11-02|Transistor and in-situ fabrication process
    US7220626B2|2007-05-22|Structure and method for manufacturing planar strained Si/SiGe substrate with multiple orientations and different stress levels
    US20070196992A1|2007-08-23|In-situ doped silicon germanium and silicon carbide source drain region for strained silicon CMOS transistors
    US20060211221A1|2006-09-21|Method for producing a strained layer on a substrate and corresponding layer structure
    JP2008518476A|2008-05-29|Semiconductor device including semiconductor region having strain channel region distorted differently and method for manufacturing the same
    US7485929B2|2009-02-03|Semiconductor-on-insulator | strained active areas
    US20070077716A1|2007-04-05|Method and structure for second spacer formation for strained silicon MOS transistors
    US7557000B2|2009-07-07|Etching method and structure using a hard mask for strained silicon MOS transistors
    US7956417B2|2011-06-07|Method of reducing stacking faults through annealing
    US11217446B2|2022-01-04|Method for fabricating an integrated circuit including a NMOS transistor and a PMOS transistor
    同族专利:
    公开号 | 公开日
    US20040188723A1|2004-09-30|
    US6750486B2|2004-06-15|
    JP4258034B2|2009-04-30|
    US6841430B2|2005-01-11|
    JPH11340337A|1999-12-10|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20020084000A1|1997-06-24|2002-07-04|Eugene A. Fitzgerald|Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization|
    US20020197803A1|2001-06-21|2002-12-26|Amberwave Systems Corporation|Enhancement of p-type metal-oxide-semiconductor field effect transistors|
    US20030013323A1|2001-06-14|2003-01-16|Richard Hammond|Method of selective removal of SiGe alloys|
    WO2003015142A2|2001-08-06|2003-02-20|Massachusetts Institute Of Technology|Formation of planar strained layers|
    US20030034529A1|2000-12-04|2003-02-20|Amberwave Systems Corporation|CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs|
    WO2003019632A1|2001-08-23|2003-03-06|Sumitomo Mitsubishi Silicon Corporation|Production method for semiconductor substrate and production method for field effect transistor and semiconductor substrate and field effect transistor|
    US20030057439A1|2001-08-09|2003-03-27|Fitzgerald Eugene A.|Dual layer CMOS devices|
    US20030062537A1|2001-10-02|2003-04-03|Nobuyuki Sugii|Field-effect type semiconductor device for power amplifier|
    US20030077867A1|2001-03-02|2003-04-24|Fitzergald Eugene A.|Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits|
    US6555839B2|2000-05-26|2003-04-29|Amberwave Systems Corporation|Buried channel strained silicon FET using a supply layer created through ion implantation|
    US20030102498A1|2001-09-24|2003-06-05|Glyn Braithwaite|RF circuits including transistors having strained material layers|
    US20030113948A1|2000-01-20|2003-06-19|Amberwave Systems Corporation|Low threading dislocation density relaxed mismatched epilayers without high temperature growth|
    WO2003050871A1|2001-12-10|2003-06-19|Nec Corporation|Mos semiconductor device|
    US6602758B2|2001-06-15|2003-08-05|Agere Systems, Inc.|Formation of silicon on insulatordevices as add-on modules for system on a chip processing|
    US20030168654A1|2000-08-16|2003-09-11|Massachusetts Institute Of Technology|Process for producing semiconductor article using graded epitaxial growth|
    US6649480B2|2000-12-04|2003-11-18|Amberwave Systems Corporation|Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs|
    US20040000268A1|1998-04-10|2004-01-01|Massachusetts Institute Of Technology|Etch stop layer system|
    US20040026765A1|2002-06-07|2004-02-12|Amberwave Systems Corporation|Semiconductor devices having strained dual channel layers|
    US20040040493A1|2002-08-30|2004-03-04|Amberwave Systems Corporation|Reduction of dislocation pile-up formation during relaxed lattice-mismatched epitaxy|
    US20040041174A1|2002-09-02|2004-03-04|Masao Okihara|Strained SOI MOSFET device and method of fabricating same|
    US6703688B1|2001-03-02|2004-03-09|Amberwave Systems Corporation|Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits|
    US6703144B2|2000-01-20|2004-03-09|Amberwave Systems Corporation|Heterointegration of materials using deposition and bonding|
    US6724008B2|2001-03-02|2004-04-20|Amberwave Systems Corporation|Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits|
    US20040075105A1|2002-08-23|2004-04-22|Amberwave Systems Corporation|Semiconductor heterostructures having reduced dislocation pile-ups and related methods|
    US20040081293A1|2002-10-23|2004-04-29|International Business Machines Corporation|System and method for volume control management in a personal telephony recorder|
    US20040083101A1|2002-10-23|2004-04-29|International Business Machines Corporation|System and method for data mining of contextual conversations|
    US20040081136A1|2002-10-23|2004-04-29|International Business Machines Corporation|System and method for providing telephony services using proxies|
    US20040203621A1|2002-10-23|2004-10-14|International Business Machines Corporation|System and method for queuing and bookmarking tekephony conversations|
    US20040203677A1|2002-10-23|2004-10-14|International Business Machines Corporation|System and method for conference call line drop recovery|
    US6849508B2|2001-06-07|2005-02-01|Amberwave Systems Corporation|Method of forming multiple gate insulators on a strained semiconductor heterostructure|
    US20050026403A1|2003-07-28|2005-02-03|International Business Machines Corporation|Method for slowing down dopant-enhanced diffusion in substrates and devices fabricated therefrom|
    US20050054168A1|2001-09-21|2005-03-10|Amberwave Systems Corporation|Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same|
    US20050093076A1|2003-11-05|2005-05-05|International Business Machines Corporation|METHOD AND STRUCTURE FOR FORMING STRAINED Si FOR CMOS DEVICES|
    WO2005017964A3|2003-08-04|2005-06-02|Ibm|Structure and method of making strained semiconductor cmos transistors having lattice-mismatched source and drain regions|
    US6905923B1|2003-07-15|2005-06-14|Advanced Micro Devices, Inc.|Offset spacer process for forming N-type transistors|
    US20050151163A1|2004-01-06|2005-07-14|Kabushiki Kaisha Toshiba|Semiconductor device and manufacturing method thereof|
    US20050151134A1|2003-01-15|2005-07-14|Sharp Laboratories Of America, Inc.|Method for isolating silicon germanium dislocation regions in strained-silicon CMOS applications|
    US20050189610A1|2004-02-27|2005-09-01|Koji Usuda|Semiconductor device and method of manufacturing the same|
    EP1577943A2|2004-03-16|2005-09-21|Kabushiki Kaisha Toshiba|Semiconductor substrate, manufacturing method therefor, and semiconductor device|
    US20050224786A1|2004-04-06|2005-10-13|Taiwan Semiconductor Manufacturing Co., Ltd.|Microelectronic device with depth adjustable sill and method of fabrication thereof|
    US20050269561A1|2004-06-03|2005-12-08|Dureseti Chidambarrao|Strained Si on multiple materials for bulk or SOI substrates|
    US20050287730A1|2002-05-16|2005-12-29|Snyder John P|Schottky barrier CMOS device and method|
    US20060019462A1|2004-07-23|2006-01-26|International Business Machines Corporation|Patterned strained semiconductor substrate and device|
    US7037856B1|2005-06-10|2006-05-02|Sharp Laboratories Of America, Inc.|Method of fabricating a low-defect strained epitaxial germanium film on silicon|
    US20060208336A1|2003-09-08|2006-09-21|Wen-Chin Lee|Semiconductor structure having a strained region and a method of fabricating same|
    US7138649B2|2001-08-09|2006-11-21|Amberwave Systems Corporation|Dual-channel CMOS transistors with differentially strained channels|
    US20070010048A1|2005-03-23|2007-01-11|Taiwan Semiconductor Manufacturing Co., Ltd.|Semiconductor-on-insulatorstrained active areas|
    US20070082470A1|2000-08-07|2007-04-12|Amberwave System Corporation|Gate technology for strained surface channel and strained buried channel MOSFET devices|
    US20070102735A1|2005-11-10|2007-05-10|Seiko Epson Corporation|Semiconductor device and method for manufacturing the semiconductor device|
    US20070228472A1|2003-11-19|2007-10-04|International Business Machines Corporation|Silicon device on si: c-oi and sgoi and method of manufacture|
    US7301180B2|2001-06-18|2007-11-27|Massachusetts Institute Of Technology|Structure and method for a high-speed semiconductor device having a Ge channel layer|
    US20080128748A1|2006-09-13|2008-06-05|Toshihiko Iinuma|Semiconductor device and method of manufacturing the same|
    US20080135830A1|2003-01-27|2008-06-12|Amberwave Systems Corporation|Semiconductor structures with structural homogeneity|
    US20080246057A1|2007-04-05|2008-10-09|Hsien-Hsin Lin|Silicon layer for stopping dislocation propagation|
    US20090039391A1|2003-08-05|2009-02-12|Fujitsu Limited|Semiconductor device and method for fabricating the same|
    US20100289090A1|2009-05-15|2010-11-18|Stephan Kronholz|Enhancing uniformity of a channel semiconductor alloy by forming sti structures after the growth process|
    US7838392B2|2002-06-07|2010-11-23|Taiwan Semiconductor Manufacturing Company, Ltd.|Methods for forming III-V semiconductor device structures|
    US20100323096A1|2009-06-22|2010-12-23|Scott Sills|Methods Of Utlizing Block Copolymer To Form Patterns|
    US8053304B2|2009-02-24|2011-11-08|Taiwan Semiconductor Manufacturing Company, Ltd.|Method of forming high-mobility devices including epitaxially growing a semiconductor layer on a dislocation-blocking layer in a recess formed in a semiconductor substrate|
    US8129821B2|2002-06-25|2012-03-06|Taiwan Semiconductor Manufacturing Co., Ltd.|Reacted conductive gate electrodes|
    US8183627B2|2004-12-01|2012-05-22|Taiwan Semiconductor Manufacturing Company, Ltd.|Hybrid fin field-effect transistor structures and related methods|
    US20120126375A1|2010-11-19|2012-05-24|Taiwan Semiconductor Manufacturing Company, Ltd.|Method for forming metrology structures from fins in integrated circuitry|
    FR2974236A1|2011-04-15|2012-10-19|St Microelectronics Sa|Method for manufacturing complementary metal-oxide-semiconductor transistor of integrated circuit, involves subjecting silicon-germanium layer to epitaxy process to form silicon layer, and oxidizing silicon layer using oxidation process|
    US8377773B1|2011-10-31|2013-02-19|Globalfoundries Inc.|Transistors having a channel semiconductor alloy formed in an early process stage based on a hard mask|
    US8633076B2|2010-11-23|2014-01-21|Taiwan Semiconductor Manufacturing Company, Ltd.|Method for adjusting fin width in integrated circuitry|
    US8748292B2|2002-06-07|2014-06-10|Taiwan Semiconductor Manufacturing Company, Ltd.|Methods of forming strained-semiconductor-on-insulator device structures|
    US8822282B2|2001-03-02|2014-09-02|Taiwan Semiconductor Manufacturing Company, Ltd.|Methods of fabricating contact regions for FET incorporating SiGe|
    US20150263092A1|2014-03-12|2015-09-17|Taiwan Semiconductor Manufacturing Co., Ltd.|Sandwich epi channel for device enhancement|
    US20160149003A1|2014-11-24|2016-05-26|Samsung Electronics Co., Ltd.|Methods of Manufacturing Semiconductor Devices|
    US9472550B2|2010-11-23|2016-10-18|Taiwan Semiconductor Manufacturing Company, Ltd.|Adjusted fin width in integrated circuitry|
    US20170317103A1|2016-04-28|2017-11-02|Globalfoundries Singapore Pte. Ltd.|Integrated circuits with selectively strained device regions and methods for fabricating same|
    US20190363082A1|2018-01-08|2019-11-28|International Business Machines Corporation|Method and structure of forming strained channels for cmos device fabrication|US5847419A|1996-09-17|1998-12-08|Kabushiki Kaisha Toshiba|Si-SiGe semiconductor device and method of fabricating the same|
    US6399970B2|1996-09-17|2002-06-04|Matsushita Electric Industrial Co., Ltd.|FET having a Si/SiGeC heterojunction channel|
    US5906951A|1997-04-30|1999-05-25|International Business Machines Corporation|Strained Si/SiGe layers on insulator|
    US5951757A|1997-05-06|1999-09-14|The United States Of America As Represented By The Secretary Of The Navy|Method for making silicon germanium alloy and electric device structures|
    US6410941B1|2000-06-30|2002-06-25|Motorola, Inc.|Reconfigurable systems using hybrid integrated circuits with optical ports|US7115954B2|2000-11-22|2006-10-03|Renesas Technology Corp.|Semiconductor device including stress inducing films formed over n-channel and p-channel field effect transistors and a method of manufacturing the same|
    JP2003086708A|2000-12-08|2003-03-20|Hitachi Ltd|Semiconductor device and manufacturing method thereof|
    JP2005057301A|2000-12-08|2005-03-03|Renesas Technology Corp|Semiconductor device and method of manufacturing same|
    KR100495023B1|2000-12-28|2005-06-14|가부시끼가이샤 도시바|A semiconductor device and manufacturing method thereof|
    JP4831885B2|2001-04-27|2011-12-07|株式会社半導体エネルギー研究所|Method for manufacturing semiconductor device|
    JP4173658B2|2001-11-26|2008-10-29|株式会社ルネサステクノロジ|Semiconductor device and manufacturing method thereof|
    JP3997089B2|2002-01-10|2007-10-24|株式会社ルネサステクノロジ|Semiconductor device|
    US6784035B2|2002-01-23|2004-08-31|Spinnaker Semiconductor, Inc.|Field effect transistor having source and/or drain forming Schottky or Schottky-like contact with strained semiconductor substrate|
    JP4030383B2|2002-08-26|2008-01-09|株式会社ルネサステクノロジ|Semiconductor device and manufacturing method thereof|
    US6902991B2|2002-10-24|2005-06-07|Advanced Micro Devices, Inc.|Semiconductor device having a thick strained silicon layer and method of its formation|
    JP2004172389A|2002-11-20|2004-06-17|Renesas Technology Corp|Semiconductor device and method for manufacturing the same|
    AU2003202254A1|2003-01-08|2004-08-10|International Business Machines Corporation|High performance embedded dram technology with strained silicon|
    US7001837B2|2003-01-17|2006-02-21|Advanced Micro Devices, Inc.|Semiconductor with tensile strained substrate and method of making the same|
    US6825086B2|2003-01-17|2004-11-30|Sharp Laboratories Of America, Inc.|Strained-silicon channel CMOS with sacrificial shallow trench isolation oxide liner|
    JP2004281764A|2003-03-17|2004-10-07|Seiko Epson Corp|Semiconductor device and method for manufacturing it|
    US7279746B2|2003-06-30|2007-10-09|International Business Machines Corporation|High performance CMOS device structures and method of manufacture|
    JP2005072084A|2003-08-28|2005-03-17|Toshiba Corp|Semiconductor device and its fabricating process|
    US7662689B2|2003-12-23|2010-02-16|Intel Corporation|Strained transistor integration for CMOS|
    JP4691989B2|2004-01-27|2011-06-01|富士電機システムズ株式会社|Method for manufacturing silicon carbide semiconductor device|
    JP2005244020A|2004-02-27|2005-09-08|Toshiba Corp|Semiconductor device and its manufacturing method|
    US20050191812A1|2004-03-01|2005-09-01|Lsi Logic Corporation|Spacer-less transistor integration scheme for high-k gate dielectrics and small gate-to-gate spaces applicable to Si, SiGe strained silicon schemes|
    DE102004031708B4|2004-06-30|2008-02-07|Advanced Micro Devices, Inc., Sunnyvale|Method for producing a substrate with crystalline semiconductor regions of different properties|
    JP2006066573A|2004-08-26|2006-03-09|Seiko Epson Corp|Semiconductor device and method of manufacturing same|
    DE102004057764B4|2004-11-30|2013-05-16|Advanced Micro Devices, Inc.|A method of fabricating a substrate having crystalline semiconductor regions having different properties disposed over a crystalline bulk substrate and semiconductor device fabricated therewith|
    US7528028B2|2005-06-17|2009-05-05|Taiwan Semiconductor Manufacturing Company, Ltd.|Super anneal for process induced strain modulation|
    US20070010073A1|2005-07-06|2007-01-11|Chien-Hao Chen|Method of forming a MOS device having a strained channel region|
    JP5096681B2|2006-02-21|2012-12-12|ルネサスエレクトロニクス株式会社|Manufacturing method of semiconductor device|
    US7285480B1|2006-04-07|2007-10-23|International Business Machines Corporation|Integrated circuit chip with FETs having mixed body thicknesses and method of manufacture thereof|
    US7772060B2|2006-06-21|2010-08-10|Texas Instruments Deutschland Gmbh|Integrated SiGe NMOS and PMOS transistors|
    US7651918B2|2006-08-25|2010-01-26|Freescale Semiconductor, Inc.|Strained semiconductor power device and method|
    KR100782497B1|2006-11-20|2007-12-05|삼성전자주식회사|Method of fabricating semiconductor device having thin strained relaxation buffer pattern and related device|
    US7572712B2|2006-11-21|2009-08-11|Chartered Semiconductor Manufacturing, Ltd.|Method to form selective strained Si using lateral epitaxy|
    US7598142B2|2007-03-15|2009-10-06|Pushkar Ranade|CMOS device with dual-epi channels and self-aligned contacts|
    US7795119B2|2007-07-17|2010-09-14|Taiwan Semiconductor Manufacturing Company, Ltd.|Flash anneal for a PAI, NiSi process|
    KR20090038242A|2007-10-15|2009-04-20|삼성전자주식회사|An image sensor including photoelectric transducing - charge trap layer|
    JP2009152458A|2007-12-21|2009-07-09|Toshiba Corp|Semiconductor device and method of manufacturing the same|
    JP5295651B2|2008-06-13|2013-09-18|株式会社東芝|Random number generator|
    US20100102393A1|2008-10-29|2010-04-29|Chartered Semiconductor Manufacturing, Ltd.|Metal gate transistors|
    US8138523B2|2009-10-08|2012-03-20|International Business Machines Corporation|Semiconductor device having silicon on stressed liner |
    CN101866834B|2009-12-11|2011-09-14|清华大学|Method for preparing SiGe material of high-Ge content|
    US8716752B2|2009-12-14|2014-05-06|Stmicroelectronics, Inc.|Structure and method for making a strained silicon transistor|
    JP5448268B2|2011-07-04|2014-03-19|株式会社半導体エネルギー研究所|Semiconductor device|
    US8470660B2|2011-09-16|2013-06-25|Taiwan Semiconductor Manufacturing Company, Ltd.|Method of manufacturing a semiconductor device|
    JP5695614B2|2012-08-22|2015-04-08|ルネサスエレクトロニクス株式会社|Semiconductor device|
    JP5779692B2|2014-05-13|2015-09-16|株式会社半導体エネルギー研究所|Semiconductor device|
    法律状态:
    2000-12-08| AS| Assignment|Owner name: SONY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUGAWARA, MINORU;NOGUCHI, TAKASHI;REEL/FRAME:011361/0302;SIGNING DATES FROM 20001121 TO 20001124 |
    2004-05-27| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2007-09-26| FPAY| Fee payment|Year of fee payment: 4 |
    2011-09-21| FPAY| Fee payment|Year of fee payment: 8 |
    2015-12-07| FPAY| Fee payment|Year of fee payment: 12 |
    优先权:
    申请号 | 申请日 | 专利标题
    JPP10-145533||1998-05-27||
    JP14553398A|JP4258034B2|1998-05-27|1998-05-27|Semiconductor device and manufacturing method of semiconductor device|US10/818,820| US6841430B2|1998-05-27|2004-04-06|Semiconductor and fabrication method thereof|
    [返回顶部]