• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A method of fabricating a dual damascene is provided. A dielectric layer is formed on a substrate. A diffusion barrier layer is formed on the dielectric layer. A portion of the diffusion barrier layer and the dielectric layer is removed to form a trench and a via hole. A barrier layer is formed on the diffusion barrier layer and in the trench and the via hole. The barrier layer on the diffusion barrier layer is removed by chemical-mechanical polishing. A conductive layer is formed in the trench and the via hole by selective deposition. A planarization step is performed with the diffusion barrier layer serving as a stop layer.
    公开号:US20010002333A1
    申请号:US09/280,892
    申请日:1999-03-29
    公开日:2001-05-31
    发明作者:Chao-Yuan Huang；Juan-Yuan Wu；Water Lur
    申请人:United Microelectronics Corp；
    IPC主号:H01L21-76879
    专利说明:
    [0001] 1. Field of the Invention [0001]
    [0002] The present invention relates to a fabricating method of multi-layered interconnections. More particularly, the present invention relates to a method of fabricating a dual damascene structure. [0002]
    [0003] 2. Description of the Related Art [0003]
    [0004] Due to the increased number of devices incorporated in a semiconductor circuit and the corresponding size reduction of the devices, material property is an important factor that affects device performance. For example, the material of the metallic multi-layered interconnections greatly affects resistance of the devices. Thus, in order to reduce the resistance, it is an important subject to select a suitable metallic material. [0004]
    [0005] Copper has many good qualities such as a low resistivity and a high electromigration resistance. In addition, copper can be formed by chemical vapor deposition (CVD) or electroplating. Thus, copper is widely used in sub-micron process to form multi-layered interconnects. However, some problems still occur when using copper in sub-micron process. For example, copper is easily oxidized and eroded. It is difficult to pattern copper by dry etching. The adhesion between copper and dielectric materials is poor. Furthermore, copper easily diffuses into the dielectric materials so that the reliability of devices is decreased. [0005]
    [0006] To solve the above-described problems, the conventional method uses a dual-damascene technique with a chemical-mechanical polishing step. FIGS. 1A through 1C are schematic, cross-sectional views showing a conventional method of fabricating a dual damascene structure. A dual-damascene technique is a technique that forms a metallic interconnection [0006] 114 (FIG. 1B) in a dielectric layer 106. In FIG. 1A, a dielectric layer 106 is first formed over a substrate 100, and then the dielectric layer 106 is planarized. According to the required design, the dielectric layer 106 is then patterned. A trench 108 and a via hole 110 are formed to expose a portion of the conductive layer 102. In FIG. 1B, a barrier layer 112 is formed over the substrate 100. A copper layer 114 is formed over the substrate 100 to fill the trench 108 and the via hole 110. A conductive line and a via contact are thus simultaneously formed.
    [0007] The barrier layer [0007] 112 having a high stability is used to solve the above-described problems, such as copper atom diffusion and poor adhesion between the copper layer 114 and the dielectric layer 106. As shown in FIG. 1C, a chemical-mechanical polishing (CMP) step is performed. Because it is difficult to etch the copper layer 114, the conventional method solves this difficulty by using the CMP step instead of performing an etching step. Thus, the difficulty in etching the copper layer 114 does not occur.
    [0008] Typically, the material of the barrier layer [0008] 112 in the dual damascene structure is tantalum/tantalum nitride (Ta/TaN). Because it is difficult to remove the Ta/TaN layer by chemical-mechanical polishing, the dual damascene structure is still formed with difficulty. In order to remove the barrier layer 112, it is necessary for the conventional method to perform an over-polishing step. Since the etching rate for the Ta/TaN barrier layer 112 is lower than that of the copper layer 114, the copper layer 114 is easily dished or suffers from an erosion problem. Thus, the process is still not optimal. SUMMARY OF THE INVENTION
    [0009] The invention provides a method of fabricating a dual damascene structure. A dielectric layer is formed on a substrate. A diffusion barrier layer is formed on the dielectric layer. A portion of the diffusion barrier layer and the dielectric layer is removed to form a trench and a via hole. A barrier layer is formed on the diffusion barrier layer and in the trench and the via hole. The barrier layer on the diffusion barrier layer is removed by chemical-mechanical polishing. A conductive layer is formed in the trench and the via hole by selective deposition. A planarization step is performed with the diffusion barrier layer serving as a stop layer. [0009]
    [0010] During the selective deposition of the conductive layer, the barrier layer serves as an activation center for selective deposition. The conductive layer easily fills the trench and the via hole. In contrast, since the diffusion barrier layer does not serve as an active center, it is difficult to deposit the conductive layer on the diffusion barrier layer. Thus, there is a high selectivity of the conductive layer between the barrier layer and the diffusion barrier layer. [0010]
    [0011] The invention removes the barrier layer, which is on the diffusion barrier layer, before the step of forming the conductive layer in the trench and the via hole. The conductive layer is then formed by selective deposition. There is a high selectivity between the barrier layer, which is in the trench and the via hole, and the diffusion barrier layer. Thus, the conductive layer is deposited almost only in the trench and the via hole. Therefore, the undesired conductive layer on the diffusion barrier layer can be easily removed by chemical-mechanical polishing, so as to prevent the occurrence of a dishing effect and a erosion problem of the conductive layer. [0011]
    [0012] It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed. [0012] BRIEF DESCRIPTION OF THE DRAWINGS
    [0013] The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings, [0013]
    [0014] FIGS. 1A through 1C are schematic, cross-sectional views showing a conventional method of fabricating a dual damascene structure. [0014]
    [0015] FIGS. 2A through 2F are schematic, cross-sectional views showing a method of fabricating a dual damascene structure according to one preferred embodiment of the invention. [0015] DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0016] Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts. [0016]
    [0017] The preferred embodiment takes a dual damascene as an example to explain the present invention. In practice, the invention can also be utilized in a process of forming a metallic line or a process of forming a contact or a via. The present invention is not limited to the method of forming a dual damascene structure. [0017]
    [0018] FIGS. 2A through 2F are schematic, cross-sectional views showing a method of fabricating a dual damascene structure according to one preferred embodiment of the invention. [0018]
    [0019] In FIG. 2A, a conductive layer [0019] 202 is formed in the substrate 200. A cap layer 204 is formed on the substrate 200 to cover the conductive layer 202. A dielectric layer 206 and a diffusion barrier layer 207 are formed in sequence over the substrate 200.
    [0020] The material of the conductive layer [0020] 202 includes copper. The conductive layer 202 can be formed by chemical vapor deposition or electroplating. The thickness of the conductive layer 202 is preferably about 3000 angstroms to 5000 angstroms, but is not limited to this thickness. The material of the cap layer 204 is preferably a material that can prevent the oxidation of the conductive layer 202 and can also prevent atoms or ions of the conductive layer 202 from diffusing into the dielectric layer 206. The thickness of the cap layer 204 is preferably about 600 angstroms to 1000 angstroms. In a case where a material of the conductive layer 202 is copper, the material of the cap layer 204 is preferably silicon nitride (SiN) and SiC formed by, for example, chemical vapor deposition.
    [0021] The dielectric layer [0021] 206 is preferably a silicon oxide layer formed by plasma-enhanced chemical vapor deposition (PECVD), or spin-on polymer (SOP) with a low dielectric constant. The SOP includes flare, SILK, Parylene, or PAE-II.
    [0022] The diffusion barrier layer [0022] 207 is used to prevent the conductive layer 202 from diffusing into the dielectric layer 206 while depositing the conductive layer 202. There is a deposition selectivity between the diffusion barrier layer 207 and the dielectric layer 206 while depositing the conductive layer 214. The material of the diffusion barrier layer 207 is preferably silicon nitride formed by, for example, chemical vapor deposition.
    [0023] In FIG. 2B, a trench [0023] 206 and a via hole 210 are formed in the diffusion barrier layer 207, the dielectric layer 206, and the cap layer 204 by the following exemplary steps. A patterned photoresist layer (not shown) comprising an opening is formed over the diffusion barrier layer 207. The location of the opening exposes the location of the via hole 210 above the conductive layer 202. An etching step is performed with the cap layer 204 serving as an etching stop point. The pattern of the photoresist layer is transferred to form the via hole 210. A via hole 210 exposing the cap layer 204 is formed in the diffusion barrier layer 207 and the dielectric layer 206. The photoresist layer is removed. Another photoresist layer (not shown) is formed on the dielectric layer 206, so as to form the trench 210. The diffusion barrier layer 207 and the dielectric layer 206 are patterned with the photoresist layer serving as an etching mask. A trench 208 is formed in the diffusion barrier layer 207 and the dielectric layer 206. The photoresist layer is removed. The cap layer 204 exposed by the via hole 210 is removed.
    [0024] In FIG. 2C, a conformal barrier layer [0024] 212 is formed over the substrate 200, in the trench 208 and the via hole 210, and over the diffusion barrier layer 207. Preferably, a material of the barrier layer 212 is titanium/titanium nitride (Ti/TiN), tantalum (Ta), tantalum nitride (TaN), tantalum/tantalum nitride (Ta/TaN), or tungsten nitride.
    [0025] In FIG. 2D, the barrier layer [0025] 212 on the diffusion barrier layer 207 is removed. Preferably, a chemical-mechanical polishing step is performed with the diffusion barrier layer 207 serving as an etching stop. The barrier layer 212 is polished until the diffusion barrier layer 207 is exposed.
    [0026] In FIG. 2E, a selective deposition step is performed. A conductive layer [0026] 214 is formed over the substrate 200 and in the trench 208 and the via hole 210. The material of the conductive layer 214 is preferably copper. The step of forming the conductive layer 214 is preferably performed by selective deposition, such as selective chemical vapor deposition. In a case where a material of the conductive layer 214 is copper, the material of the barrier layer 212 is preferably Ta/TaN.
    [0027] The following description takes the following materials as examples: if a material of the conductive layer [0027] 214 is copper, a material of the barrier layer 212 is Ta/TaN and a material of the diffusion barrier layer 207 is silicon nitride. During the selective chemical vapor deposition of the copper conductive layer 214, the Ta/TaN barrier layer 212 serves as an activation center for selective chemical vapor deposition. Thus, the copper conductive layer 214 easily fills the trench 208 and the via hole 210. In contrast, since the silicon-nitride diffusion barrier layer 207 does not serve as an active center, it is difficult to deposit the copper conductive layer 214 on the diffusion barrier layer 207. As explained in the above description, there is a high selectivity of the copper conductive layer 214 between the barrier layer 212 and the diffusion barrier layer 207.
    [0028] In FIG. 2F, a planarization process is performed to remove a portion of the conductive layer [0028] 212. Preferably, a chemical-mechanical polishing is performed with the diffusion barrier layer 207 serving as a stop layer. The conductive layer 214 is removed until the diffusion barrier layer 207 is exposed.
    [0029] In the invention, a selective ratio of the barrier layer [0029] 212 and the diffusion barrier layer 207 is not necessarily 100%. If there is a portion of the conductive layer 212 deposited on the diffusion barrier layer 207, the conductive layer 212 on the diffusion barrier layer 207 can be easily removed in the following planarization process. Thus, a dishing effect and an erosion problem do not occur.
    [0030] In the conventional method, in order to remove a Ta/TaN barrier layer by chemical-mechanical polishing, a dishing effect and an erosion problem occur on the conductive layer. The invention solves the difficulty by removing the barrier layer [0030] 212 on the diffusion barrier layer 207 before the step of depositing conductive layer 214. Thus, when the planarization process is performed to remove a portion of the conductive layer 214, no barrier layer 212 needs to be removed. Thus, the dishing effect and the erosion problem, as found in the conventional method because of over polishing, do not occur.
    [0031] Accordingly, the invention removes a barrier layer on a diffusion barrier layer before the step of forming a conductive layer in a trench and a via hole. The conductive layer is then formed by selective deposition. There is a high selectivity between the barrier layer, which is in the trench and the via hole, and the diffusion barrier layer. Thus, the conductive layer is deposited almost only in the trench and the via hole. Therefore, the undesired conductive layer on the diffusion barrier layer can be easily removed by chemical-mechanical polishing, so as to prevent the occurrence of the dishing effect and the erosion problem found in the conventional method. [0031]
    [0032] It will be apparent to those skilled in the art that various modifications and variations can be made to the structure and the method of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents. [0032]
    权利要求:
    Claims (16)
    [1" id="US-20010002333-A1-CLM-00001] 1. A method of fabricating a dual damascene structure, comprising the steps of:
    forming a dielectric layer on a substrate;
    forming a diffusion barrier layer on the dielectric layer;
    removing a portion of the diffusion barrier layer and the dielectric layer to form a trench and a via hole;
    forming a barrier layer over on the diffusion barrier layer and in the trench and the via hole;
    removing the barrier layer on the diffusion barrier layer;
    forming a conductive layer in the trench and the via hole; and
    performing a planarization step with the diffusion barrier layer serving as a stop layer.
    [2" id="US-20010002333-A1-CLM-00002] 2. The method of
    claim 1 , wherein the conductive layer comprises copper.
    [3" id="US-20010002333-A1-CLM-00003] 3. The method of
    claim 2 , wherein the conductive layer is formed by selective chemical vapor deposition.
    [4" id="US-20010002333-A1-CLM-00004] 4. The method of
    claim 2 , wherein a material of the diffusion barrier layer is silicon nitride.
    [5" id="US-20010002333-A1-CLM-00005] 5. The method of
    claim 2 , wherein a material of the barrier layer is Ta/TaN.
    [6" id="US-20010002333-A1-CLM-00006] 6. The method of
    claim 2 , wherein the step of removing the barrier layer on the diffusion barrier layer is performed by chemical-mechanical polishing.
    [7" id="US-20010002333-A1-CLM-00007] 7. The method of
    claim 2 , wherein the planarization process comprises chemical-mechanical polishing.
    [8" id="US-20010002333-A1-CLM-00008] 8. The method of
    claim 1 , wherein the conductive layer is formed by selective chemical vapor deposition.
    [9" id="US-20010002333-A1-CLM-00009] 9. The method of
    claim 1 , wherein a material of the diffusion barrier layer is silicon nitride.
    [10" id="US-20010002333-A1-CLM-00010] 10. The method of
    claim 1 , wherein a material of the barrier layer is Ta/TaN.
    [11" id="US-20010002333-A1-CLM-00011] 11. The method of
    claim 1 , wherein the step of removing the barrier layer on the diffusion barrier layer is performed by chemical-mechanical polishing.
    [12" id="US-20010002333-A1-CLM-00012] 12. The method of
    claim 1 , wherein the planarization process comprises chemical-mechanical polishing.
    [13" id="US-20010002333-A1-CLM-00013] 13. A method of fabricating a dual damascene structure, comprising the steps of:
    forming a dielectric layer on a substrate;
    forming a diffusion barrier layer on the dielectric layer;
    removing a portion of the diffusion barrier layer and the dielectric layer to form a trench and a via hole;
    forming a barrier layer on the diffusion barrier layer and in the trench and the via hole;
    performing a chemical-mechanical polishing step to remove the barrier layer on the diffusion barrier layer;
    forming a copper layer in the trench and the via hole by selective deposition; and
    performing a planarization process by chemical-mechanical polishing with the diffusion barrier layer serving as a stop layer.
    [14" id="US-20010002333-A1-CLM-00014] 14. The method of
    claim 13 , wherein the step of forming the conductive layer comprises selective chemical vapor deposition.
    [15" id="US-20010002333-A1-CLM-00015] 15. The method of
    claim 13 , wherein the diffusion barrier layer comprises a silicon nitride layer.
    [16" id="US-20010002333-A1-CLM-00016] 16. The method of
    claim 13 , wherein the barrier layer comprises Ta/TaN.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6313028B2|2001-11-06|Method of fabricating dual damascene structure
    US7051934B2|2006-05-30|Methods of forming metal layers in integrated circuit devices using selective deposition on edges of recesses
    JP4516640B2|2010-08-04|Method for forming interconnect structure in semiconductor device
    US6037664A|2000-03-14|Dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer
    US6245663B1|2001-06-12|IC interconnect structures and methods for making same
    US6821879B2|2004-11-23|Copper interconnect by immersion/electroless plating in dual damascene process
    US6037255A|2000-03-14|Method for making integrated circuit having polymer interlayer dielectric
    US7365001B2|2008-04-29|Interconnect structures and methods of making thereof
    US8299617B2|2012-10-30|Method and apparatus for forming metal-metal oxide etch stop/barrier for integrated circuit interconnects
    US6417094B1|2002-07-09|Dual-damascene interconnect structures and methods of fabricating same
    US6509267B1|2003-01-21|Method of forming low resistance barrier on low k interconnect with electrolessly plated copper seed layer
    US6468906B1|2002-10-22|Passivation of copper interconnect surfaces with a passivating metal layer
    US6265313B1|2001-07-24|Method of manufacturing copper interconnect
    US20030139034A1|2003-07-24|Dual damascene structure and method of making same
    US6080656A|2000-06-27|Method for forming a self-aligned copper structure with improved planarity
    US6372632B1|2002-04-16|Method to eliminate dishing of copper interconnects by the use of a sacrificial oxide layer
    US6258713B1|2001-07-10|Method for forming dual damascene structure
    US20020121699A1|2002-09-05|Dual damascene Cu contact plug using selective tungsten deposition
    WO2002061823A1|2002-08-08|Integration of organic fill for dual damascene process
    US6156642A|2000-12-05|Method of fabricating a dual damascene structure in an integrated circuit
    US6133143A|2000-10-17|Method of manufacturing interconnect
    US6156655A|2000-12-05|Retardation layer for preventing diffusion of metal layer and fabrication method thereof
    US20030067077A1|2003-04-10|Organic copper diffusion barrier layer
    US6383943B1|2002-05-07|Process for improving copper fill integrity
    US20050170632A1|2005-08-04|Methods of manufacturing multi-level metal lines in semiconductor devices
    同族专利:
    公开号 | 公开日
    TW400619B|2000-08-01|
    US6313028B2|2001-11-06|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20020177302A1|2000-01-18|2002-11-28|Micron Technology, Inc.|Structures and methods to enhance copper metallization|
    US6737747B2|2002-01-15|2004-05-18|International Business Machines Corporation|Advanced BEOL interconnect structures with low-k PE CVD cap layer and method thereof|
    US20040115873A1|2002-01-15|2004-06-17|Tze-Chiang Chen|Bilayer HDP CVD/PE CVD cap in advanced BEOL interconnect structures and method thereof|
    US20040169213A1|2000-01-18|2004-09-02|Micron Technology, Inc.|Integrated circuit and seed layers|
    US20040206308A1|2000-01-18|2004-10-21|Micron Technologies, Inc.|Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals|
    US20040219783A1|2001-07-09|2004-11-04|Micron Technology, Inc.|Copper dual damascene interconnect technology|
    US20050023699A1|2000-01-18|2005-02-03|Micron Technology, Inc.|Selective electroless-plated copper metallization|
    US20050032352A1|2003-08-05|2005-02-10|Micron Technology, Inc.|H2 plasma treatment|
    US20060113672A1|2004-12-01|2006-06-01|International Business Machines Corporation|Improved hdp-based ild capping layer|
    US20060160362A1|2005-01-18|2006-07-20|Taiwan Semiconductor Manufacturing Co., Ltd.|Via hole and trench structures and fabrication methods thereof and dual damascene structures and fabrication methods thereof|
    US20060292857A1|2000-01-18|2006-12-28|Micron Technology, Inc.|Methods for making integrated-circuit wiring from copper, silver, gold, and other metals|
    US20110095427A1|2008-05-13|2011-04-28|Micron Technology, Inc.|Low-resistance interconnects and methods of making same|US5674787A|1996-01-16|1997-10-07|Sematech, Inc.|Selective electroless copper deposited interconnect plugs for ULSI applications|
    KR100215846B1|1996-05-16|1999-08-16|구본준|Method for forming interconnector of semiconductor device|
    US5969422A|1997-05-15|1999-10-19|Advanced Micro Devices, Inc.|Plated copper interconnect structure|
    US6100184A|1997-08-20|2000-08-08|Sematech, Inc.|Method of making a dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer|
    US6025264A|1998-02-09|2000-02-15|United Microelectronics Corp.|Fabricating method of a barrier layer|
    US5939788A|1998-03-11|1999-08-17|Micron Technology, Inc.|Copper diffusion barrier, aluminum wetting layer and improved methods for filling openings in silicon substrates with cooper|
    US6130156A|1998-04-01|2000-10-10|Texas Instruments Incorporated|Variable doping of metal plugs for enhanced reliability|
    TW408443B|1998-06-08|2000-10-11|United Microelectronics Corp|The manufacture method of dual damascene|
    TW377492B|1998-06-08|1999-12-21|United Microelectronics Corp|Method of manufacturing dual damascene|
    US6027994A|1998-06-22|2000-02-22|United Microelectronics Corp.|Method to fabricate a dual metal-damascene structure in a substrate|
    US6150269A|1998-09-11|2000-11-21|Chartered Semiconductor Manufacturing Company, Ltd.|Copper interconnect patterning|
    US6187670B1|1998-12-02|2001-02-13|Advanced Micro Devices, Inc.|Multi-stage method for forming optimized semiconductor seed layers|
    TW406369B|1998-12-18|2000-09-21|United Microelectronics Corp|Method for manufacturing damascene|
    US6211085B1|1999-02-18|2001-04-03|Taiwan Semiconductor Company|Method of preparing CU interconnect lines|
    US6156642A|1999-03-23|2000-12-05|United Microelectronics Corp.|Method of fabricating a dual damascene structure in an integrated circuit|US6406994B1|1999-12-03|2002-06-18|Chartered Semiconductor Manufacturing Ltd.|Triple-layered low dielectric constant dielectric dual damascene approach|
    JP4477750B2|2000-06-26|2010-06-09|東京エレクトロン株式会社|Etching method|
    US6696358B2|2001-01-23|2004-02-24|Honeywell International Inc.|Viscous protective overlayers for planarization of integrated circuits|
    US6656830B1|2001-02-07|2003-12-02|Advanced Micro Devices, Inc.|Dual damascene with silicon carbide middle etch stop layer/ARC|
    JP2002246463A|2001-02-13|2002-08-30|Sony Corp|Method for manufacturing semiconductor device, and semiconductor device|
    US6424038B1|2001-03-19|2002-07-23|Taiwan Semiconductor Manufacturing Co., Ltd|Low dielectric constant microelectronic conductor structure with enhanced adhesion and attenuated electrical leakage|
    US6919266B2|2001-07-24|2005-07-19|Micron Technology, Inc.|Copper technology for ULSI metallization|
    JP4041785B2|2003-09-26|2008-01-30|松下電器産業株式会社|Manufacturing method of semiconductor device|
    CN100461366C|2003-12-30|2009-02-11|中芯国际集成电路制造有限公司|Method and structure for capacitor manufacturing in damascus copper process of integrated circuit unit|
    DE102007004860B4|2007-01-31|2008-11-06|Advanced Micro Devices, Inc., Sunnyvale|A method of making a copper-based metallization layer having a conductive overcoat by an improved integration scheme|
    法律状态:
    1999-03-29| AS| Assignment|Owner name: UNITED SEMICONDUCTOR CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUANG, CHAO-YUAN;WU, JUAN-YUAN;LUR, WATER;REEL/FRAME:009863/0767 Effective date: 19990310 Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUANG, CHAO-YUAN;WU, JUAN-YUAN;LUR, WATER;REEL/FRAME:009863/0767 Effective date: 19990310 |
    2000-01-24| AS| Assignment|Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UNITED SEMICONDUCTOR CORP.;REEL/FRAME:010579/0570 Effective date: 19991230 |
    2001-10-18| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2005-04-26| FPAY| Fee payment|Year of fee payment: 4 |
    2009-04-27| FPAY| Fee payment|Year of fee payment: 8 |
    2013-03-01| FPAY| Fee payment|Year of fee payment: 12 |
    优先权:
    申请号 | 申请日 | 专利标题
    TW088103376A|TW400619B|1999-03-05|1999-03-05|The manufacture method of dual damascene structure|
    TW88103376||1999-03-05||
    [返回顶部]