• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    In a fabrication process, photoresist is disposed over a semiconductor substrate (10), covering a front surface (11) of the substrate (10) and filling trenches (12, 14, 16, 18) therein. The photoresist is planarized in chemical mechanical polishing to achieve a uniform thickness throughout the substrate (10). An anisotropic etching process partially removes the photoresist in the trenches (12, 14, 16, 18), thereby creating recesses in the trenches (12, 14, 16, 18). Because the thickness of the photoresist is uniform throughout the substrate (10) before the etching process, the depths of the recesses in different trenches (12, 14, 16, 18) are substantially equal to each other. A uniform recess depth throughout the substrate (10) is thereby achieved. The uniform recess depth facilitates in ensuring the semiconductor devices fabricated on the substrate (10) to have consistent parameters, characteristics, and performances.
    公开号:US20010002328A1
    申请号:US09/340,796
    申请日:1999-06-28
    公开日:2001-05-31
    发明作者:Gary J. Beardsley；Zhong X. He；Cuc K. Huynh；Michael P. McMahon
    申请人:International Business Machines Corp；
    IPC主号:H01L21-76224
    专利说明:
    [0001] The present invention relates, in general, to semiconductor device fabrication processes and, more particularly, to processes for achieving consistent device characteristics on a semiconductor substrate. [0001] BACKGROUND OF THE INVENTION
    [0002] The fabrication of semiconductor devices often includes forming doped regions near trenches on a semiconductor wafer. For example, in a dynamic random access memory (DRAM) fabrication process, deep trenches are formed in a semiconductor wafer. A dopant containing oxide layer is deposited on the semiconductor wafer. The oxide layer covers the front surface of the wafer as well as the sidewalls and bottoms of the trenches. In a spin-on process, photoresist is applied to the wafer, covering the dopant containing oxide layer and filling the trenches. A dry etching process removes the photoresist over the wafer front surface. The etching process also removes upper portions of the photoresist filling the trenches, thereby creating recesses in the trenches. The recesses expose the dopant containing oxide layer on the upper portions of the sidewalls in the trenches, which is subsequently removed in an oxide etching process. The photoresist in the lower portions of the trenches is then etched away. The wafer goes through an annealing process, in which the dopant in the oxide layer diffuses into the semiconductor substrate, forming doped regions along the lower of the trenches. The upper boundaries of the doped regions in the trenches are recessed from the front surface of the wafer. [0002]
    [0003] Because of process variation, the thickness of the photoresist is usually not uniform over the wafer. The dry etch process translates the inhomogeneous photoresist thickness into inhomogeneous recesses in the trenches. Consequently, the recesses of the upper boundaries of the doped regions vary from trenches to trenches. In other words, the recess depths of the doped regions in different trenches are different from each other. The inhomogeneity in the recess depths may adversely affect the characteristics, performance, and reliability of the fabricated DRAM. It may also affect the yield of the fabrication process. [0003]
    [0004] Accordingly, it would be advantageous to have a method or a process for controlling the recess depth in trench to achieve substantially homogenized device parameters throughout a semiconductor die or a semiconductor wafer. It is desirable for the method to be simple and reliable. It would be of further advantage for the process to be compatible with conventional fabrication processes. [0004] SUMMARY OF THE INVENTION
    [0005] A general object of the present invention is to provide a reliable semiconductor device fabrication process to homogenize semiconductor device parameters and achieve substantially uniform device characteristics. More particularly, an object of the present invention is to control the photoresist recess depth in trenches in a semiconductor wafer, thereby achieving a substantially uniform recess depth in trenches throughout the wafer. It is a further object of the present invention for the fabrication process to be simple, reliable, and compatible with other semiconductor device fabrication processes. [0005]
    [0006] These and other objects of the present invention are achieved by planarizing the photoresist disposed over a semiconductor wafer, thereby controlling the thickness of the photoresist over the wafer. For example, in a fabrication process in accordance with the present invention, photoresist is applied over a semiconductor wafer with trenches formed therein. The photoresist covers the front surface of the semiconductor wafer and fills the trenches. The disposed photoresist is planarized in a chemical mechanical polishing process to achieve a substantially uniform thickness throughout the wafer. After the planarization, an anisotropic etching process such as, for example, a reactive ion etching process partially removes the photoresist in the trenches, thereby creating recesses in the trenches. Because the thickness of the photoresist is substantially uniform throughout the wafer before the etching process, the depths of the recesses in different trenches in the wafer are substantially equal to each other. Therefore, a substantially uniform recess depth throughout the wafer is achieved. The uniform recess depth significantly facilitates in ensuring that the semiconductor devices fabricated on the wafer have consistent characteristics and performances. [0006] BRIEF DESCRIPTION OF THE DRAWINGS
    [0007] FIGS. [0007] 1-9 are cross-sectional views of a semiconductor substrate at various stages of a fabrication process in accordance with the present invention.
    [0008] It should be further noted that the figures are not necessarily drawn to scale and that elements having similar functions are labeled using the same reference numerals in the figures. [0008] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0009] Preferred embodiments of the present invention are described herein with reference to the figures. It should be noted that the figures are merely schematic representations, which are not intended to portray specific parameters of the present invention. It should also be noted that the figures are intended to depict only typical embodiments of the present invention. Therefore, the figures should not be considered as limiting the scope of the present invention. [0009]
    [0010] FIG. 1 is a cross-sectional view of a semiconductor substrate [0010] 10 that can be used in a fabrication process in accordance with the present invention. Substrate 10 is a portion of a semiconductor wafer (not shown), on which semiconductor devices will be fabricated. The semiconductor devices fabricated on substrate 10 can be discrete devices or integrated circuit devices. By way of example, semiconductor substrate 10 is a bulk silicon substrate. Semiconductor substrate 10 can also be a germanium substrate, a silicon germanium substrate, a silicon carbide substrate, a semiconductor on insulator (SOI) substrate, etc. Substrate 10 has a front surface 11, which is also referred to as a major surface of substrate 10. Trenches 12, 14, 16, and 18 formed in substrate 10 extend from front surface 11 partially into substrate 10. Trenches 12, 14, 16, and 18 can be either in the same die or in different dies on the wafer. Further, substrate 10 is not limited to having four trenches therein. In accordance with the present invention, substrate 10 can include any number of trenches, e.g., one, two, three, five, six, etc. Trench 12 has a sidewall 21 and a bottom 22, trench 14 has a sidewall 23 and a bottom 24, trench 16 has a sidewall 25 and a bottom 26, and trench 18 has a sidewall 27 and a bottom 28. By way of example, the heights of sidewalls 21, 23, 25, and 27 are greater than the dimensions of bottoms 22, 24, 26, and 28, respectively. Accordingly, trenches 12, 14, 16, and 18 are referred to as deep trenches. However, this is not a limitation of the present invention. In other words, trenches 12, 14, 16, and 18 are not limited to being deep trenches. Further, the dimensions of trenches 12, 14, 16, and 18 can either be the same as each other or be different from each other.
    [0011] Referring now to FIG. 2, a dielectric layer [0011] 31 is disposed over front surface 11 of substrate 10. By way of example, dielectric layer 31 contains a dopant and is disposed over substrate 10 in a chemical vapor deposition process. Dielectric layer 31 can be an oxide layer, a nitride layer, etc. The dopant contained in dielectric layer 31 can be either a P type dopant, e.g., boron, or an N type dopant, e.g., phosphorus or arsenic. The chemical vapor deposition process that forms dielectric layer 31 also forms dielectric layer 32 in trench 12, dielectric layer 34 in trench 14, dielectric layer 36 in trench 16, and dielectric layer 38 in trench 18. FIG. 3 shows substrate 10 at a subsequent stage of the fabrication process. A photoresist material is applied or disposed over substrate 10, forming photoresist structure 41 covering dielectric layer 31 over front surface 11. Photoresist structure 41 also fills trenches 12, 14, 16, and 18 in substrate 10. By way of example, the photoresist material is deposited over substrate 10 to form photoresist structure 41 in a spin-on process known in the art. Because of process variation, the thickness of photoresist structure 41 over substrate 10 is usually not uniform over substrate 10. For example, FIG. 3 shows that the thickness of photoresist structure 41 overlying trench 18 is greater than that overlying trench 14. The inhomogeneous photoresist thickness often results in nonuniform parameters and characteristics of the semiconductor devices fabricated on substrate 10. The characteristics, performance, and reliability of the semiconductor devices will potentially be adversely affected by this inhomogeneity, and so will the yield of the fabrication process.
    [0012] In order to avoid inhomogeneous or nonuniform device parameters and characteristics, photoresist structure [0012] 41 is planarized to achieve a substantially uniform thickness over substrate 10. After planarization, photoresist structure 41 has a planar surface 42 as shown in FIG. 4. Preferably, the planarization of photoresist structure 41 is accomplished using a chemical mechanical polishing process. In one embodiment shown in FIG. 4, the polish stops before photoresist structure 41 covering dielectric layer 31 on front surface 11 is depleted. In this embodiment, there is still a thin and uniform layer of photoresist covering dielectric layer 31 after the polish. In an alternative embodiment, the polish continues until photoresist structure 41 covering dielectric layer 31 over front surface 11 is substantially depleted and planar surface 42 of photoresist structure 41 substantially coincides with the surface of dielectric layer 31. In this alternative embodiment, the polish process is preferably highly selective so that dielectric layer 31 can serve as a polish stop layer. For example, photoresist structure 41 can be planarized in a polish process using a solution containing alumina (Al2O3) and ferric nitrate (Fe(NO3)3) as slurry. The alumina serves as an abrasive and the ferric nitrate serves as an oxidizer. The polishing rate of photoresist structure 41 in such a process is between approximately 2,000 nanometers per minute (nm/min) and approximately 4,000 nm/min. The polish selectivity between the photoresist and an oxide material, e.g., phosphorus silicate glass (PSG), is usually greater than approximately The polish selectivity between the photoresist and a silicon nitride material, e.g., silicon nitride formed in a low pressure chemical vapor deposition (LPCVD) process, is usually greater than approximately 2,000:1. Therefore, dielectric layer 31 under photoresist structure 41 can function as a effective polish stop layer regardless whether it is an oxide layer or a nitride layer. A polish that continues after photoresist structure 41 covering dielectric layer 31 is depleted is referred to as an overpolish. Because of the high polish selectivity, the overpolish will result in a small reduction in the thickness of dielectric layer 31 without significant effect on photoresist structure 41 remaining in trenches 12, 14, 16, and 18.
    [0013] Referring now to FIG. 5, a photoresist etching process is performed to remove the photoresist in the top portions of trenches [0013] 12, 14, 16, and 18, thereby creating a recess in each of trenches 12, 14, 16, and 18. Preferably, the photoresist is etched in an anisotropic dry etching process such as, for example, a reactive ion etching process or a chemical downstream etching process. The recessed photoresist has top surfaces 43, 45, 47, and 49 in trenches 12, 14, 16, and 18, respectively. The recesses expose top portions of dielectric layers 32, 34, 36, and 38 in respective trenches 12, 14, 16, and 18 adjacent front surface 11 of substrate 10. The distances between front surface 11 of substrate 10 and top surfaces 43, 45, 47, and 49 are referred to as photoresist recess depths in respective trenches 12, 14, 16, and 18. The photoresist recess depths depend on the composition of the etchant used in the etching process and the duration of the etching process. Because photoresist structure 41 is planarized before the etching process, the photoresist recess depths in trenches 12, 14, 16, and 18 are substantially equal to each other. In other words, the planarization of photoresist structure 41 establishes a substantially uniform or homogeneous photoresist recess depth throughout substrate 10. This homogeneous photoresist recess depth will improve the consistency and uniformity in the parameters and characteristics of the semiconductor devices fabricated on substrate 10.
    [0014] Continuing the fabrication process, the exposed portions of dielectric layers [0014] 32, 34, 36, and 38 are removed (FIG. 6) in an etching process that preferably has a high selectivity toward dielectric materials over photoresist. Dielectric layer 32 remaining in trench 12 has an upper surface 53 substantially coinciding with upper surface 43 of photoresist structure 41 in trench 12. Likewise, dielectric layer 34 in trench 14 has an upper surface 55 substantially coinciding with upper surface 45 of photoresist structure 41 in trench 14. Further, dielectric layer 36 in trench 16 has an upper surface 57 substantially coinciding with upper surface 47 of photoresist structure 41 in trench 16. In addition, dielectric layer 38 in trench 18 has an upper surface 59 substantially coinciding with upper surface 49 of photoresist structure 41 in trench 18. Thus, the recess depths of dielectric layers 32, 34, 36, and 38 in respective trenches 12, 14, 16, and 18 are substantially equal to each other. The photoresist in trenches 12, 14, 16, and 18 is subsequently completely removed (FIG. 7) in an etching process that preferably has a high selectivity toward the photoresist over the dielectric materials. Dielectric layers 32, 34, 36, and 38 adjacent to corresponding bottoms 22, 24, 26, and 28 of respective trenches 12, 14, 16, and 18 are exposed. Semiconductor substrate 10 goes through thermal process such as, for example, an annealing process. During the thermal process, the dopant in dielectric layers 32, 34, 36, and 38 diffuses into substrate 10, forming doped regions 62, 64, 66, and 68 around the lower portions of respective trenches 12, 14, 16, and 18 (FIG. 8). Doped regions 62, 64, 66, and 68 have upper boundaries 63, 65, 67, and 69, respectively, adjacent front surface 11 of substrate 10. The distances between front surface 11 and upper boundaries 63, 65, 67, and 69 are referred to as recess depths of respective doped regions 62, 64, 66, and 68. In an optional step, dielectric layers 32, 34, 36, and 38 are etched away. As a result, semiconductor substrate 10 includes doped regions 62, 64, 66, and 68 around corresponding deep trenches 12, 14, 16, and 18 (FIG. 9). The fabrication process typically includes additional steps to form semiconductor devices on semiconductor substrate 10. Because dielectric layers 32, 34, 36, and 38 have a substantially uniform recess depth, the recess depths for upper boundaries 63, 65, 67, and 69 of respective doped regions 62, 64, 66, and 68 are substantially equal to each other. In other words, doped regions 62, 64, 66, and 68 adjacent respective trenches 32, 34, 36, and 38 have a substantially uniform recess depth.
    [0015] By now it should be appreciated that a method or a process for controlling the recess depths in trenches to achieve a substantially uniform recess depth throughout a semiconductor substrate or a semiconductor wafer has been provided. In accordance with the present invention, the uniform recess depth is achieved by planarizing the photoresist structure disposed over the substrate. Preferably, the photoresist planarization is accomplished through a selective chemical mechanical polishing process. The photoresist planarization homogenizes the relevant geometric parameters, e.g., photoresist thickness, recess depth in the trenches, etc., throughout the semiconductor substrate. The photoresist planarization significantly facilitates in ensuring that the semiconductor devices fabricated on the substrate have consistent parameters, characteristics, and performances. The photoresist planarization process of the present invention is simple and reliable. Further, it is compatible with other semiconductor device fabrication processes. [0015]
    [0016] While specific embodiments of the present invention have been shown and described, further modifications and improvements will occur to those skilled in the art. For example, the photoresist planarization process of the present invention is not limited to achieving uniform characteristics for doped regions around different trenches. The photoresist planarization process can also be used for achieving uniform geometric parameter of dielectric structures, e.g., interlayer dielectric structures, in different regions of a semiconductor wafer. [0016]
    权利要求:
    Claims (20)
    [1" id="US-20010002328-A1-CLM-00001] 1. A method for homogenizing device parameters, comprising the steps of:
    providing a substrate;
    disposing a photoresist structure over the substrate; and
    planarizing the photoresist structure.
    [2" id="US-20010002328-A1-CLM-00002] 2. The method as claimed in
    claim 1 , wherein the step of planarizing the photoresist structure includes planarizing the photoresist structure in a chemical mechanical polishing process.
    [3" id="US-20010002328-A1-CLM-00003] 3. The method as claimed in
    claim 2 , wherein the step of planarizing the photoresist structure includes polishing the photoresist structure using a solution that includes alumina and ferric nitrate as a slurry.
    [4" id="US-20010002328-A1-CLM-00004] 4. The method as claimed in
    claim 1 , wherein:
    the step of providing a substrate includes providing the substrate having a trench formed therein; and
    the step of disposing a photoresist structure includes forming the photoresist structure filling the trench.
    [5" id="US-20010002328-A1-CLM-00005] 5. The method as claimed in
    claim 4 , further comprising the step of creating a recess in the trench by removing the photoresist structure from a portion of the trench adjacent a major surface of the substrate.
    [6" id="US-20010002328-A1-CLM-00006] 6. The method as claimed in
    claim 5 , wherein the step of creating a recess in the trench includes removing the photoresist structure from the major surface of the substrate and from the portion of the trench adjacent the major surface of the substrate in an anisotropic etching process.
    [7" id="US-20010002328-A1-CLM-00007] 7. The method as claimed in
    claim 5 , wherein:
    the step of providing a substrate includes the step of disposing a dielectric layer over a sidewall and a bottom of the trench; and
    the step of creating a recess in the trench includes exposing the dielectric layer over a portion of the sidewall of the trench adjacent the major surface of the substrate.
    [8" id="US-20010002328-A1-CLM-00008] 8. The method as claimed in
    claim 7 , wherein the step of disposing a dielectric layer includes depositing a dopant containing dielectric layer over the sidewall and the bottom of the trench.
    [9" id="US-20010002328-A1-CLM-00009] 9. A fabrication process, comprising the steps of:
    providing a substrate having a plurality of trenches formed therein;
    disposing a photoresist structure over the substrate, the photoresist structure filling the plurality of trenches;
    planarizing the photoresist structure disposed over the substrate; and
    creating recesses in the plurality of trench, wherein the step of planarizing the photoresist structure establishes a substantially uniform recess depth in the plurality of trenches.
    [10" id="US-20010002328-A1-CLM-00010] 10. The fabrication process as claimed in
    claim 9 , wherein the step of planarizing the photoresist structure includes planarizing the photoresist structure in a selective chemical mechanical polishing process.
    [11" id="US-20010002328-A1-CLM-00011] 11. The fabrication process as claimed in
    claim 9 , wherein the step of planarizing the photoresist structure includes substantially removing the photoresist structure over the major surface of the substrate.
    [12" id="US-20010002328-A1-CLM-00012] 12. The fabrication process as claimed in
    claim 9 , wherein the step of creating recesses in the plurality of trenches includes removing the photoresist structure from portions of the plurality of trenches adjacent the major surface of the substrate in an anisotropic etching process.
    [13" id="US-20010002328-A1-CLM-00013] 13. The fabrication process as claimed in
    claim 9 , wherein:
    the step of providing a substrate includes the step of disposing dielectric layers over the major surface of the substrate and over sidewalls and bottoms of the plurality of trenches; and
    the step of creating recesses in the plurality of trenches includes exposing the dielectric layers over portions of the sidewalls of the plurality of trenches adjacent the major surface of the substrate.
    [14" id="US-20010002328-A1-CLM-00014] 14. The fabrication process as claimed in
    claim 13 , wherein the step of disposing dielectric layers includes depositing a dopant containing dielectric material over the substrate.
    [15" id="US-20010002328-A1-CLM-00015] 15. The fabrication process as claimed in
    claim 14 , further comprising the steps of:
    removing the dielectric layers over the major surface of the substrate and over the portions of the sidewalls of the plurality of trenches adjacent the major surface; and
    annealing the substrate to diffuse a dopant in the dopant containing dielectric material into the substrate adjacent the bottoms of the plurality of trenches.
    [16" id="US-20010002328-A1-CLM-00016] 16. A process for achieving a uniform recess depth in trenches, comprising the steps of:
    forming a plurality of trenches in a substrate;
    forming a photoresist structure over the substrate and filling the plurality of trenches;
    polishing the photoresist structure to achieve a substantially uniform thickness of the photoresist structure over the plurality of trenches; and
    etching away portions of the photoresist structure to form recesses in the plurality of trench, wherein the substantially uniform thickness of the photoresist structure over the plurality of trenches establishes a substantially uniform recess depth in the plurality of trenches.
    [17" id="US-20010002328-A1-CLM-00017] 17. The process as claimed in
    claim 16 , wherein the step of polishing the photoresist structure includes substantially removing the photoresist structure over the major surface of the substrate.
    [18" id="US-20010002328-A1-CLM-00018] 18. The process as claimed in
    claim 16 , wherein:
    the step of providing a substrate includes the step of disposing dopant containing dielectric layers over the major surface of the substrate and over sidewalls and bottoms of the plurality of trenches;
    the step of polishing the photoresist structure includes using the dopant containing dielectric layer over the major surface of the substrate as a polish stop layer; and
    the step of etching away portions of the photoresist structure includes creating recesses in the plurality of trenches to expose the dopant containing dielectric layers over portions of the sidewalls of the plurality of trenches adjacent the major surface of the substrate.
    [19" id="US-20010002328-A1-CLM-00019] 19. The process as claimed in
    claim 18 , wherein the step of polishing the photoresist structure includes polishing the photoresist structure in a selective chemical mechanical polishing process.
    [20" id="US-20010002328-A1-CLM-00020] 20. The process as claimed in
    claim 18 , further comprising the steps of:
    removing the dopant containing dielectric layers over the major surface of the substrate and over the portions of the sidewall of the plurality of trenches adjacent the major surface; and
    annealing the substrate to diffuse a dopant in the dopant containing dielectric layers in the plurality of trenches into the substrate adjacent the bottoms of the plurality of trenches.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6004862A|1999-12-21|Core array and periphery isolation technique
    US5459096A|1995-10-17|Process for fabricating a semiconductor device using dual planarization layers
    US7807532B2|2010-10-05|Method and structure for self aligned formation of a gate polysilicon layer
    US7160787B2|2007-01-09|Structure of trench isolation and a method of forming the same
    EP0908938B1|2002-12-04|Buffer layer for improving control of layer thickness
    US20020086497A1|2002-07-04|Beaker shape trench with nitride pull-back for STI
    US6159822A|2000-12-12|Self-planarized shallow trench isolation
    US6387810B2|2002-05-14|Method for homogenizing device parameters through photoresist planarization
    US6583488B1|2003-06-24|Low density, tensile stress reducing material for STI trench fill
    US6171929B1|2001-01-09|Shallow trench isolator via non-critical chemical mechanical polishing
    US7041547B2|2006-05-09|Methods of forming polished material and methods of forming isolation regions
    US6524930B1|2003-02-25|Method for forming a bottom corner rounded STI
    KR100361102B1|2002-11-18|Method of forming trench isolation
    US6413836B1|2002-07-02|Method of making isolation trench
    KR20050052643A|2005-06-03|Method for fabricating a transistor having recessed channel
    KR100374682B1|2003-03-04|Method for homogenizing device parameters through photoresist planarization
    JP3697152B2|2005-09-21|Manufacturing method of semiconductor device
    US6380047B1|2002-04-30|Shallow trench isolation formation with two source/drain masks and simplified planarization mask
    EP0878836A2|1998-11-18|Planarising a semiconductor substrate
    KR100499408B1|2005-07-05|Method for forming isolation film in semiconductor device
    US20010053583A1|2001-12-20|Shallow trench isolation formation process using a sacrificial layer
    KR100451499B1|2004-12-13|Device Separating Method of Semiconductor Device
    KR19990011893A|1999-02-18|Isolation Area Formation Method
    KR20010009416A|2001-02-05|Trench-type isolation method using a thin nitride film
    KR20000057899A|2000-09-25|Shallow trench isolation planarization using self aligned isotropic etch
    同族专利:
    公开号 | 公开日
    US6387810B2|2002-05-14|
    TW546760B|2003-08-11|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20020005539A1|2000-04-04|2002-01-17|John Whitman|Spin coating for maximum fill characteristic yielding a planarized thin film surface|
    USRE41697E1|2002-09-17|2010-09-14|Taiwan Semiconductor Manufacturing Company|Method of forming planarized coatings on contact hole patterns of various duty ratios|US3605260A|1968-11-12|1971-09-20|Gen Motors Corp|Method of making multilayer printed circuits|
    US3649274A|1969-09-18|1972-03-14|Bunker Ramo|Coaxial circuit construction method|
    US3922479A|1971-09-15|1975-11-25|Bunker Ramo|Coaxial circuit construction and method of making|
    US3791858A|1971-12-13|1974-02-12|Ibm|Method of forming multi-layer circuit panels|
    US4552615A|1984-05-21|1985-11-12|International Business Machines Corporation|Process for forming a high density metallurgy system on a substrate and structure thereof|
    US4589193A|1984-06-29|1986-05-20|International Business Machines Corporation|Metal silicide channel stoppers for integrated circuits and method for making the same|
    US4568601A|1984-10-19|1986-02-04|International Business Machines Corporation|Use of radiation sensitive polymerizable oligomers to produce polyimide negative resists and planarized dielectric components for semiconductor structures|
    US4702792A|1985-10-28|1987-10-27|International Business Machines Corporation|Method of forming fine conductive lines, patterns and connectors|
    US4944836A|1985-10-28|1990-07-31|International Business Machines Corporation|Chem-mech polishing method for producing coplanar metal/insulator films on a substrate|
    US5091289A|1990-04-30|1992-02-25|International Business Machines Corporation|Process for forming multi-level coplanar conductor/insulator films employing photosensitive polyimide polymer compositions|
    US5096849A|1991-04-29|1992-03-17|International Business Machines Corporation|Process for positioning a mask within a concave semiconductor structure|
    US5582746A|1992-12-04|1996-12-10|International Business Machines Corporation|Real time measurement of etch rate during a chemical etching process|
    US5455064A|1993-11-12|1995-10-03|Fujitsu Limited|Process for fabricating a substrate with thin film capacitor and insulating plug|
    US5406111A|1994-03-04|1995-04-11|Motorola Inc.|Protection device for an intergrated circuit and method of formation|
    DE69529775T2|1994-08-05|2003-10-16|Ibm|Process for producing a damascus structure with a WGe polishing stop layer|
    US5527423A|1994-10-06|1996-06-18|Cabot Corporation|Chemical mechanical polishing slurry for metal layers|
    KR0148602B1|1994-11-23|1998-12-01|양승택|Elements isolation method for semiconductor devices|
    US5718618A|1996-02-09|1998-02-17|Wisconsin Alumni Research Foundation|Lapping and polishing method and apparatus for planarizing photoresist and metal microstructure layers|
    US5656535A|1996-03-04|1997-08-12|Siemens Aktiengesellschaft|Storage node process for deep trench-based DRAM|
    US5780353A|1996-03-28|1998-07-14|Advanced Micro Devices, Inc.|Method of doping trench sidewalls before trench etching|
    US5858813A|1996-05-10|1999-01-12|Cabot Corporation|Chemical mechanical polishing slurry for metal layers and films|
    US5683945A|1996-05-16|1997-11-04|Siemens Aktiengesellschaft|Uniform trench fill recess by means of isotropic etching|
    US6004830A|1998-02-09|1999-12-21|Advanced Vision Technologies, Inc.|Fabrication process for confined electron field emission device|US6639262B2|1993-12-10|2003-10-28|Symetrix Corporation|Metal oxide integrated circuit on silicon germanium substrate|
    US6884729B2|2002-02-11|2005-04-26|Cabot Microelectronics Corporation|Global planarization method|
    TW577112B|2003-02-11|2004-02-21|Nanya Technology Corp|Method of improving uniformity of photoresist layer|
    KR100693789B1|2005-10-18|2007-03-12|주식회사 하이닉스반도체|Method for manufacturing semiconductor device|
    NL1034489C2|2007-10-09|2009-04-14|Micronit Microfluidics Bv|Methods for manufacturing a microstructure.|
    US8506828B1|2011-06-28|2013-08-13|Western Digital , Llc|Method and system for providing a magnetic recording transducer using an ion beam scan polishing planarization|
    US8480911B1|2011-06-30|2013-07-09|Western Digital , Llc|Method and system for providing a read sensor in a magnetic recording transducer using focused ion beam scan polishing|
    US10088052B2|2015-09-22|2018-10-02|Aktiebolaget Skf|Method of manufacturing a seal|
    法律状态:
    1999-06-28| AS| Assignment|Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BEARDSLEY, GARY J.;HE, ZHONG X.;HUYNH, CUC K;AND OTHERS;REEL/FRAME:010075/0488 Effective date: 19990622 |
    2005-09-14| FPAY| Fee payment|Year of fee payment: 4 |
    2009-12-21| REMI| Maintenance fee reminder mailed|
    2010-05-14| LAPS| Lapse for failure to pay maintenance fees|
    2010-06-14| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2010-07-06| FP| Lapsed due to failure to pay maintenance fee|Effective date: 20100514 |
    优先权:
    申请号 | 申请日 | 专利标题
    US09/340,796|US6387810B2|1999-06-28|1999-06-28|Method for homogenizing device parameters through photoresist planarization|US09/340,796| US6387810B2|1999-06-28|1999-06-28|Method for homogenizing device parameters through photoresist planarization|
    TW089119341A| TW546760B|1999-06-28|2000-09-20|Method for homogenizing device parameters through photoresist planarization|
    [返回顶部]