美国专利US20010001839A1 Apparatus, method and medium for enhancing the throughput of a wafer processing facility using a mul

专利PDF首页>>美国专利

专利附录

专利说明

权利要求

类似技术

同族专利

引用文献

法律状态

优先权

专利摘要:
An apparatus, method and medium is provided for increasing the efficiency with which wafers are transferred among different processing chambers in a wafer processing facility. A multi-slot cooling chamber allows multiple wafers to be cooled while other wafers are subjected to processing steps in other chambers. Each wafer in the processing sequence is assigned a priority level depending on its processing stage, and this priority level is used to sequence the movement of wafers between chambers. A look-ahead feature prevents low-priority wafer transfers from occurring if such transfers would occur just prior to the scheduling of a high-priority wafer transfer.
公开号:US20010001839A1
申请号:US09/754,403
申请日:2001-01-05
公开日:2001-05-24
发明作者:Zhihong Lin；Chongyang Wang
申请人:Applied Materials Inc；
IPC主号:H01L21-67167

专利说明:
[0001] 1. Technical Field [0001]
[0002] This invention relates generally to an apparatus, method and medium for increasing the throughput of a semiconductor wafer processing facility. More particularly, the invention provides various efficiency enhancements for such a facility, including a multi-slot cool down chamber, the use of multiple wafer priority levels to control wafer movement, and a look-ahead scheduling process. [0002]
[0003] 2. Related Information [0003]
[0004] Automated semiconductor fabrication facilities which employ a single-wafer, multi-chamber design are well known. As one example, the Centura model 5200 sold by Applied Materials, Inc. of Santa Clara, Calif. (see FIG. 1) provides a plurality of chambers arranged around a central processing station which includes a robot arm [0004] 101 for moving a silicon wafer 102 between the chambers. Each wafer is stepped through a series of processes (typically one per chamber) which results in the formation of various layers on the wafer which are later used to form a semiconductor device.
[0005] As shown in FIG. 1, two load lock chambers [0005] 109 and 110 may each include a cassette which forms a plurality of slots (109 a and 110 a, respectively) for holding a number of wafers. As one example, each cassette may hold 25 wafers. A plurality of processing chambers 104 through 107 each include equipment which performs a processing step on a wafer inserted into the chamber through a corresponding slot (104 a through 107 a). For example, one process chamber may perform a chemical vapor deposition (CVD) process on a wafer, while another chamber may perform an etching process. A process controller 111, which may comprise a digital computer (such as an embedded Motorola 68040 CPU with a realtime operating system) including sequencing software, may be used to control the timing and movement of wafers through the various chambers to effect the desired process steps on each wafer.
[0006] In addition to the process chambers, an orientation chamber [0006] 103 may be included to orient each wafer prior to processing. This generally entails finding the center of a wafer inserted into the chamber and passing this center point information to process controller 111 so that robot arm 101 can properly orient the wafer prior to insertion into one of the process chambers. Additionally, a cool down chamber 108 is generally used to allow wafers to cool down between processing steps or after processing is completed.
[0007] In general, process controller [0007] 111 causes robot arm 101 to remove wafers from a load lock chamber 110, orient the wafer in chamber 103, move the wafer through one or more of the process chambers 104 through 107 according to a timed “recipe” for the wafer, cool down the wafer in cool down chamber 108, and place the processed wafer into a load lock chamber 109. Depending on the particular “recipe”, a wafer may be moved from load lock 110 to process C (chamber 107), then to process A (chamber 106), then cooled down (chamber 108), then moved back to process C again (chamber 107), cooled down again (chamber 108), then moved to load lock 109. Of course, more than one wafer may be processed simultaneously if the steps are properly synchronized.
[0008] Each wafer which is dispensed from load lock [0008] 110 may be stepped through the same process steps to produce the same type of wafer. Alternatively, different wafers from the same load lock may be programmed to undergo a different “recipe” involving different steps and/or process times, such that different types of wafers are produced.
[0009] A bottleneck has been found to occur in the conventional wafer processing method described above when multiple wafers are simultaneously processed in an overlapping sequence. This bottleneck has been found to occur at the cool-down chamber [0009] 108. This cool-down chamber is needed primarily to prevent damage to load lock chamber 109 after heating a wafer in one of the processing chambers 104 through 107, and also to cool down wafers between certain processing steps. However, the wafer processing steps are relatively short compared with the time required in cool down chamber 108, thus causing the cool down chamber to limit the throughput of the entire apparatus. The fact that the conventional cool down chamber only has a single slot for holding a wafer also contributes to this bottleneck.
[0010] In addition to the bottleneck caused by the cool down chamber, conventional wafer scheduling techniques generally contemplate moving wafers sequentially based on their wafer identification number (i.e., the first wafer to be removed from load lock [0010] 110 will be deemed wafer #1, the second one will be deemed wafer #2, etc.) rather than on the status of the wafer process itself. The present inventors have found that this scheduling paradigm also results in a loss of efficiency.
[0011] For example, if wafer #[0011] 1 is in process B (chamber 105) and is ready to be moved to cool down chamber 108, while at the same time wafer #2 is in load lock 110 and ready to be moved into process D (chamber 104), the conventional scheduler will first move wafer #1 to the cool down chamber. However, for reasons which will become evident shortly, this may not be as efficient as first moving wafer #2 into process D (chamber 104) prior to moving wafer #1 to the cool down chamber. Thus, potential efficiency is lost.
[0012] The above-described inefficiency is presented by way of simplified illustration in FIG. 2. In FIG. 2, time periods are indicated on the horizontal axis and each potential processing step is shown on the vertical axis. Each numbered circle represents a single wafer, and arrows between circles represent wafer movement between chambers by way of a robot arm. [0012]
[0013] Suppose, for example, that a first wafer (wafer #[0013] 1) is to be subjected to process A for one time period, process B for three time periods, then a cool down period before being moved out of the processing sequence. The aforementioned sequence constitutes the “recipe” for this wafer.
[0014] Assume that a second wafer (wafer #[0014] 2) is to be subjected to process A for three time periods, process C for four time periods, then a cool down period. Other wafers #3 and #4, after being removed from a load lock cassette, will be subjected to similar processing sequences.
[0015] As can be seen at time period [0015] 0 in FIG. 2, the robot arm first moves wafer #1 into the chamber which performs process A (step 200). Next, after a single time period, the robot arm moves wafer #1 from process A to process B (step 201). Thereafter, wafer #2 is removed from the load lock area and moved into process A (step 202) where it remains for three time periods.
[0016] At time period [0016] 4, wafer #1 is ready to be moved to the cool down chamber, which occurs in step 204. Thereafter, in step 205, wafer #2 is moved to process C, where it remains for four time periods. Then, at time period 7, wafer #1 is ready to be moved out of the cool down chamber, and this step occurs as indicated at 207. However, it would have been more efficient at time period 7 to bring another new wafer into one of the processing chambers prior to removing cooled wafer #1 (i.e., there is no inefficiency in delaying the removal of a cooled wafer). As can be seen in step 208, wafer #3 is not brought into process A until time period 8 because of the movement of cooled wafer #1 in step 207. This inefficiency causes a decrease in wafer throughput.
[0017] Continuing with the scenario of FIG. 2, at step [0017] 209 wafer #2 is moved from process C to the cool down chamber. However, at the same time, wafer #4 could have been brought into process B, since that chamber was available and ready for use. Thus, step 210 (movement of wafer #4 into process B) was unnecessarily delayed for at least one time period. This sequence (moving a processed wafer before an unprocessed or “virgin” wafer) illustrates another inefficiency of conventional wafer processes.
[0018] Various manifestations of the aforementioned problem are illustrated more generally in FIG. 3, which is not intended to mirror the example shown in FIG. 2. In FIG. 3, wafer group [0018] 301 represents the order in which each wafer has (or will) complete its processing and is ready to be moved to its next chamber. Thus, for example, wafer #2 is the first wafer which will have completed its process step, which occurs prior to the process subjected to wafer #1. In other words, this sequence represents the order in which wafers will become idle (and thus waste time) if not moved.
[0019] However, as shown in movement queue [0019] 302, conventional wafer sequencing processes typically wait until wafer #1 is ready to move before moving wafer #2. One reason for doing this is to ensure, for example, that deadlock situations do not occur which might disrupt the wafer processing sequence. In other words, blindly moving wafers based on their order of process step completion (order 301) could result in havoc because situations may arise where all chambers are full and none will become available because the sequencer will forever wait for an empty chamber. Even leaving one chamber empty will not solve this problem, particularly for sequences which require different recipes for different wafers. Moreover, certain wafer recipes require that a wafer “revisit” a chamber for further processing after completing another process step. The simple wafer movement ordering shown in 302 thus avoids these problems.
[0020] The conventional approach of moving wafers on the basis of wafer identification numbers also ensures that the earliest wafers in are the earliest wafers out. While this straightforward scheme avoids many problems, it also results in inefficiencies for the reasons outlined above. [0020]
[0021] Yet another inefficiency inherent in conventional wafer scheduling techniques concerns delaying a soon-to-be-scheduled wafer movement because of latency in the robot arm movement. For example, the wafer movement mechanism [0021] 101 may require, e.g., 8 seconds to move a wafer from one chamber to another chamber. If a relatively low priority wafer movement begins (e.g., moving a cooled wafer) which occupies the mechanism for 8 seconds, other more important wafer transfers which are scheduled to begin in less than 8 seconds (e.g., moving a wafer between two processes) may be delayed. Thus, efficiency is again compromised.
[0022] Finally, load locks [0022] 109 and 110 may comprise an elevator mechanism which moves the cassettes up or down to be aligned with robot arm 101. Conventional techniques for moving wafers between load locks and other chambers generally involve sequentially commanding the robot arm to move to the load lock, followed by a command to raise or lower the elevator to move the load lock into proper alignment position. This sequential positioning arrangement wastes time because the elevator movement mechanism, like the wafer movement mechanism, involves a latency on the order of seconds which is added to the robot arm movement time.
[0023] Thus, conventional wafer scheduling techniques leave much room for efficiency improvement. [0023] SUMMARY OF THE INVENTION
[0024] The present invention increases the efficiency of conventional single-wafer processor scheduling systems. In various embodiments, the present invention contemplates providing a multi-slot cool down chamber which allows more than one wafer to be simultaneously cooled down in a stacked configuration. Additionally, a wafer prioritization scheme classifies wafers based on their processing completion stage, and schedules their sequential movement based on their priority. A sequencer look-ahead feature overcomes problems caused by robot arm movement initiations which occur shortly prior to process expiration times for other wafers. Finally, an elevator movement command can be initiated prior to movement of the robot arm to minimize the amount of time required to align the robot arm with a slot in a wafer storage slot. Other features and advantages will become apparent through the following detailed description, the figures, and the appended claims. [0024] BRIEF DESCRIPTION OF THE DRAWINGS
[0025] FIG. 1 shows a conventional single-wafer scheduling and processing apparatus including a single slot cool down chamber [0025] 108.
[0026] FIG. 2 shows a conventional sequencing process for moving multiple wafers among different processes through the use of a single movement mechanism. [0026]
[0027] FIG. 3 illustrates a conventional wafer movement process which is based on wafer identification number. [0027]
[0028] FIG. 4 shows an improved wafer scheduling and processing apparatus including a multiple slot cool down chamber [0028] 408 and cooling gas generator 412.
[0029] FIG. 5 shows one possible decision strategy for a look-ahead sequence process which avoids transfers of cooled wafers if a higher priority transfer will shortly be scheduled. [0029]
[0030] FIG. 6 shows an improved wafer movement scheduling process which classifies wafer priorities according to their processing completion stage and sequences their movement according to priority. [0030]
[0031] FIG. 7 shows a computer implemented process for carrying out various principles of the present invention. [0031] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
[0032] FIG. 4 shows an improved wafer scheduling and processing apparatus employing various principles of the present invention. In FIG. 4, a multiple slot cooling chamber [0032] 408 includes a plurality of slots 408 a into which wafers may be stored for cooling. An elevator mechanism may be used to move cooling chamber 408 up and down in order to position one of the slots in alignment with robot arm 401 to receive or dispense a wafer such as wafer 402. An optional cooling gas generator 412 may be coupled to multi-slot cooling chamber 408 to provide a cooling gas which increases the cooling rate.
[0033] Process controller [0033] 411 controls the movement of wafers through various process steps and into an available slot in cooling chamber 408. Since more than one slot is provided in cooling chamber 408, more wafers can be simultaneously cooled, thus increasing the throughput and avoiding bottlenecks caused by waiting for the cooling chamber. Process controller 411 may comprise a general purpose digital computer including a computer program having data structures which maintain the status of each slot in cooling chamber 408. The computer program may be written in C, for example, and stored in memory 414, which may comprise RAM, removable or non-removable magentic or optical storage media, or any number of other types of computer-readable media.
[0034] In accordance with various aspects of the invention, each wafer which is processed in the system of FIG. 4 may be assigned a priority level in process controller [0034] 411 which determines the order in which robot arm 401 will move the wafer relative to other wafers which may be moved. One possible priority scheme is illustrated in the table below: WAFER TYPE PRIORITY DESCRIPTION dummy wafer 0 make sure chamber is cleaned when count is triggered revisit wafer 1 avoid deadlock unprocessed wafer 2 load process chamber ASAP unprocessed oriented 2 load process chamber ASAP wafer processed wafer 3 unload process chamber cooled wafer 4 lowest prioity
[0035] According to the above priority scheme, the highest movement priority (priority 0) will be given to a dummy wafer. A dummy wafer is a wafer used to clean a chamber after a certain number of process iterations have occurred in that chamber. For example, the process may be run with different parameters on a dummy wafer to remove deposits from the chamber walls. After processing, dummy wafers may be moved into a special storage area (not shown) for later analysis or further use. Thus, if more than one wafer is ready to be moved and the destination chambers for those wafers are available, any dummy wafers will be moved first. [0035]
[0036] The next highest priority (priority 1) will be given to a “revisit” wafer, which is defined as a wafer currently waiting to move into an occupied process chamber (i.e., it must “revisit” another chamber). For example, a wafer which is moved into process A (chamber [0036] 406), then moved into process B (chamber 405), then moved into cooling chamber 408, then ready to be moved back into process A for further processing, may be prevented from moving back into process A due to the presence of another wafer in that chamber. In this case, the wafer will be classified as a “revisit” wafer and will take priority for movement over all other wafers other than a dummy wafer. Another example would be a wafer which must go through process steps A, B, then C. After moving through steps A and B, suppose the wafer must wait in chamber B until another wafer has been removed from process chamber C. While it is waiting, it will be classified as a “revisit” wafer. This arrangement is desirable to prevent so-called “deadlock” which might otherwise occur by improperly filling up all available chambers.
[0037] The next higher priority level (priority 2) can be assigned to unprocessed wafers, including those which have been oriented. (Note that some systems will not have an orientation chamber). The purpose of this priority assignment is to encourage the loading of process chambers at the earliest possible opportunity (e.g., such a movement would take precedence over moving a cooled wafer). [0037]
[0038] Priority level 3 can be assigned to a processed wafer which is ready to be unloaded from a process chamber but which does not qualify as a “revisit” wafer. For example, a wafer which is scheduled to be cooled would be assigned priority level 3, which would allow an unprocessed wafer to be loaded into a process chamber before the wafer to be cooled is moved into the cool down chamber. This avoids the problem illustrated at step [0038] 209 in FIG. 2, wherein wafer #2 (to be cooled) is moved into the cool down chamber before wafer #4 (unprocessed) is moved into process chamber B.
[0039] Finally, priority level 4 can be assigned to a cooled wafer. Because various embodiments of the invention include a multi-slot cool down chamber, more than one wafer may be in this state. These wafers would not be moved out of the cool down chamber unless all other wafers were currently being processed, with certain exceptions to prevent deadlock (discussed below). In the event of a priority tie, wafers could be selected (for example) on the basis of a first-in, first-out approach. [0039]
[0040] Another efficiency improvement contemplated by the present invention involves a sequencer “look ahead” feature. As explained previously, conventional wafer scheduling techniques can delay an impending wafer movement because of latency in the wafer movement mechanism. Thus, for example, if a wafer movement mechanism requires 8 seconds to move a wafer between chambers, and a low priority wafer transfer begins, another wafer which is scheduled to be completed in a process chamber in less than 8 seconds cannot be moved until completion of the lower-priority wafer transfer. For example, if a low priority wafer transfer begins and, 2 seconds into the move, a high priority wafer transfer is ready for scheduling, the high priority transfer will be delayed for 6 seconds. [0040]
[0041] The present invention contemplates providing a sequencer look-ahead feature which, prior to performing a wafer transfer for a cooled wafer, evaluates the processing time remaining for other wafers in the process chambers and, if the remaining time for any of the other wafers is less than that for the cooled wafer, delaying the cooled wafer transfer. This ensures that an upcoming high priority wafer transfer is not delayed by the start of a lower-priority transfer. Optimally, transfers of cooled wafers would only occur while processing of other wafers is underway and when there is no possibility that the processing of the other wafers will be completed prior to the transfer of the cooled wafer. Certain exceptions to this rule are necessary to prevent a deadlock situation in which the cool down chamber becomes full, as explained in more detail below. [0041]
[0042] One possible approach for implementing the look-ahead feature is to activate a look-ahead process prior to executing a scheduled wafer transfer whenever there is a cooled wafer in the cool down chamber, unless the cool down chamber is full. FIG. 5 shows one possible decision strategy for this look-ahead process. As shown in FIG. 5, in step [0042] 501 a first test is performed to determine whether all slots in the cool down chamber are full. If so, then in step 506 the cooled wafer is moved. This avoids a deadlock situation which might cause the chambers to become “backed up”.
[0043] In step [0043] 502, if there is at least one empty slot in the cool down chamber, the process times remaining for all process chambers are checked. Then, in step 503, a test is performed to determine whether all of the process times remaining are greater than the wafer transfer latency (typically an empirically determined constant value which may be different depending on the source and destination chambers for the transfer). If all remaining process times are greater than the wafer transfer time, then in step 507 the cooled wafer is transferred out of the cool down chamber. In this case, no efficiency is lost because no other transfers in the system are possible.
[0044] In step [0044] 504, assuming that at least one of the remaining process times is less than the wafer transfer latency, a test is made to determine whether the number of slots remaining in the cool down chamber is greater than or equal to the number of wafers currently being processed. If so, then in step 508 the cooled wafer transfer is delayed (i.e., its position in a transfer queue is pushed back). Otherwise, in step 505, the cooled wafer is moved.
[0045] FIG. 6 illustrates how the above described wafer prioritization scheme and look-ahead strategy can be used to sequence wafer transfers. As shown in FIG. 6, group [0045] 601 represents the order in which each wafer in an exemplary sequence has (or will) complete its processing in a chamber. In contrast to the conventional wafer movement scheme shown in FIG. 3, however, a different sequencing of wafer transfers 602 is obtained by applying various principles of the present invention. In particular, as shown in FIG. 6, wafers #6 and 7 are now at the head of the transfer queue, because they have been assigned priority level 1 in view of their need to move into a presently occupied chamber. Wafer #8, which has not yet been processed, will be the next scheduled transfer due to its priority level of 2. Processed wafers #4 and 5 will thereafter be transferred due to their priority level of 3. Finally, wafers #1, 2, and 3, which are cooled wafers, will be transferred after all the other wafers have been transferred.
[0046] The above example assumes that the cooling chamber includes enough slots to contain at least 8 cooled wafers. Thus, for example, if only two empty slots were available in the cool down chamber, then the steps shown in FIG. 5 could cause a cooled wafer transfer prior to the other transfers (note steps [0046] 507, 508, and 506).
[0047] As shown in FIG. 4, cool down chamber [0047] 408 may be coupled to a cooling gas generator 412 which may be used to increase the cooling rate of wafers in the cooling chamber.
[0048] FIG. 7 shows diagrammatically one possible approach for implementing various computer implemented processes described above. A plurality of wafer recipes [0048] 701 each including a list of sequential processes and corresponding process times are input to a wafer transfer scheduler 702 which also maintains chamber clocks 703 and associated information for coordinating each processing step, as is well known in the art. However, wafer transfer scheduler 702, unlike conventional systems, makes use of a wafer priority classifier 704 which classifies each wafer according to its stage of process completion. Based on this classification, wafer transfer scheduler 702 sorts scheduled wafer transfers according to priority level as described with respect to FIG. 6, thus producing a stream of wafer transfer commands 708 to wafer transfer mechanism 707. Additionally, when a cooled wafer is scheduled to be transferred, a look-ahead function 705 is used to determine whether further re-sorting of the wafer transfer list is warranted, as described with reference to FIG. 5. Thus, wafers are transferred in accordance with the optimizations outlined previously.
[0049] A final efficiency enhancement concerns the coordination between the wafer movement mechanism [0049] 707 and elevator mechanism 709 which may be included with any of the multi-slot devices shown in FIG. 4 (e.g., load lock chambers 409 and 410, and cooling chamber 408). In particular, rather than commanding wafer transfer mechanism controller 706 to move a waver to a chamber, waiting until the wafer has been moved to a multi-slot chamber and then commanding the elevator mechanism 709 associated with the multi-slot chamber to move to a designated slot, both commands can be given simultaneously to speed up the transfer. Indeed, depending on the latency of the elevator mechanism, the elevator mechanism can be commanded to move prior to the wafer transfer mechanism. The synchronization of these two devices reduces the total transfer time over conventional approaches which sequentially command these two devices.
[0050] It will be appreciated that although level “0” has been described as being the highest priority level, the priority numbering scheme could of course be inverted such that level “4” would instead be the highest level. Moreover, fewer or more than 5 levels could be used without departing from the scope of the invention. Although various principles of the invention may be practiced through the use of a computer program written in C operating on a general purpose computer, for example, other implementations are of course possible, such as a specialized hardware implementation. [0050]
[0051] It is apparent that many modifications and variations of the present invention are possible, and references to specific values are by example only. The method steps of the invention may be practiced in a different ordered sequence from that illustrated without departing from the scope of the invention. It is, therefore, to be understood that within the scope of the appended claims the invention may be practiced otherwise than as specifically described. [0051]

权利要求:
Claims (23)
[1" id="US-20010001839-A1-CLM-00001] 1. A computer-implemented method for transferring wafers in a wafer processing facility comprising a plurality of process chambers, each process chamber for performing a different process on a wafer contained therein, the method comprising the steps of:
(1) assigning a different priority level to each of a plurality of wafers in the wafer processing facility according to a processing stage to which each respective wafer has progressed through the process chambers;
(2) determining that a process in one or more of the process chambers has been completed;
(3) determining which wafer of the plurality of wafers in the one or more process chambers is assigned a highest priority level; and
(4) initiating a wafer transfer between two of the process chambers for the wafer having the highest assigned priority level.
[2" id="US-20010001839-A1-CLM-00002] 2. The method of
claim 1 , wherein the wafer processing facility comprises a cooling chamber for cooling a wafer previously processed in one of the process chambers, wherein step (1) comprises the step of assigning a lower priority level to a wafer which has been transferred to the cooling chamber than to a wafer which has not yet been transferred to the cooling chamber.
[3" id="US-20010001839-A1-CLM-00003] 3. The method of
claim 2 , wherein the cooling chamber comprises a plurality of slots for holding a plurality of wafers, the method further comprising the step of, prior to step (4), determining whether a latency associated with the transfer to be initiated in step (4) would exceed a remaining process time for a process occurring in any the plurality of process chambers, and, responsive to a determination that such a latency would exceed the remaining process time, delaying the transfer in step (4).
[4" id="US-20010001839-A1-CLM-00004] 4. The method of
claim 3 , further comprising the step of determining whether all of the slots in the multi-slot cooling chamber are full and, responsive to such a determination, transferring one of the wafers from the multi-slot cooling chamber without regard to the latency determination associated with the transfer.
[5" id="US-20010001839-A1-CLM-00005] 5. The method of
claim 1 , wherein step (1) comprises the step of assigning a first priority level to a wafer which has already been processed in one of the process chambers, and assigning a second priority level higher than the first priority level to a wafer which has not yet been processed in one of the process chambers.
[6" id="US-20010001839-A1-CLM-00006] 6. The method of
claim 1 , wherein step (1) comprises the step of assigning a first priority level to a wafer which has already been processed in one of the process chambers, and assigning a second priority level higher than the first priority level to a wafer which is a “dummy” wafer used to clean one of the process chambers.
[7" id="US-20010001839-A1-CLM-00007] 7. The method of
claim 1 , wherein step (1) comprises the step of assigning a first priority level to a wafer which has been cooled, a second priority level higher than the first priority level to a wafer which has not yet been processed in any of the process chambers, and a third priority level higher than both the first and second priority levels to a “revisit” wafer which has been processed in one of the processing chambers and requires further processing in another one of the processing chambers.
[8" id="US-20010001839-A1-CLM-00008] 8. The method of
claim 1 , further comprising the step of initiating movement of an elevator movement mechanism prior to or concurrently with the initiation of the wafer transfer, wherein the elevator movement mechanism moves a wafer slot into a position to receive or dispense a wafer as part of the wafer transfer.
[9" id="US-20010001839-A1-CLM-00009] 9. A computer programmed in accordance with the method of
claim 1 .
[10" id="US-20010001839-A1-CLM-00010] 10. Apparatus for transferring wafers in a wafer processing facility comprising a plurality of process chambers, each process chamber for performing a different process on a wafer contained therein, the apparatus comprising:
means for assigning a different priority level to each of a plurality of wafers in the wafer processing facility according to a processing stage to which each respective wafer has progressed through the processing chambers;
means for determining that a process in one of the process chambers has been completed and for determining which wafer of the plurality of wafers in the one or more process chambers is assigned a highest priority level; and
means for initiating a wafer transfer between two of the process chambers for the wafer having the highest assigned priority level.
[11" id="US-20010001839-A1-CLM-00011] 11. The apparatus of
claim 10 , wherein the wafer processing facility comprises a cooling chamber for cooling a wafer previously processed in one of the process chambers, and wherein the means for assigning assigns a lower priority level to a wafer which has been transferred to the cooling chamber than to a wafer which has not yet been transferred to the cooling chamber.
[12" id="US-20010001839-A1-CLM-00012] 12. The apparatus of
claim 10 , wherein the means for assigning assigns a first priority level to a wafer which has been cooled, a second priority level higher than the first priority level to a wafer which has not yet been processed in any of the process chambers, and a third priority level higher than both the first and second priority levels to a “revisit” wafer which has been processed in one of the processing chambers and requires further processing in another one of the processing chambers.
[13" id="US-20010001839-A1-CLM-00013] 13. A wafer processing facility comprising:
a plurality of process chambers, each process chamber for performing a different process on a wafer contained therein;
a wafer dispensing mechanism which holds and dispenses wafers from a plurality of stored unprocessed wafers;
a wafer transfer mechanism, operable to transfer wafers between any two of the process chambers and between the wafer dispensing mechanism and any one of the process chambers; and
a computer coupled to the wafer transfer mechanism and programmed to assign a different priority level to each of a plurality of wafers in the wafer processing facility according to a processing stage to which each respective wafer has progressed through the processing chambers, and programmed to command the wafer transfer mechanism to initiate a wafer transfer between two of the process chambers or between the wafer dispensing mechanism and any one of the process chambers for one of the plurality of wafers having the highest assigned priority level.
[14" id="US-20010001839-A1-CLM-00014] 14. The wafer processing facility of
claim 13 , further comprising:
a cool down chamber for storing a wafer which is to be cooled; and
wherein the computer is programmed to assign a lower priority level to a wafer which has been transferred to the cool down chamber than to an unprocessed wafer.
[15" id="US-20010001839-A1-CLM-00015] 15. The wafer processing facility of
claim 14 , wherein the cool down chamber comprises a plurality of slots for holding a plurality of wafers, and wherein the computer is programmed to determine whether a latency associated with the wafer transfer to be initiated would exceed a remaining process time for a process occurring in any the plurality of process chambers, and, responsive to a determination that such a latency would exceed the remaining process time, delaying the wafer transfer.
[16" id="US-20010001839-A1-CLM-00016] 16. The wafer processing facility of
claim 14 , further comprising a cooling gas generator, coupled to the cooling chamber, for increasing the cooling rate of wafers stored therein.
[17" id="US-20010001839-A1-CLM-00017] 17. A wafer processing facility comprising:
a plurality of process chambers, each process chamber for performing a different process on a wafer contained therein under computer control;
a wafer dispensing mechanism which holds and dispenses a wafer from a plurality of stored unprocessed wafers;
a multi-slot wafer cool down chamber having a plurality of slots for holding a plurality of wafers during a cool down period; and
a computer-controlled wafer transfer mechanism, operable to transfer wafers among the process chambers, the wafer dispensing mechanism, and the multi-slot cool down chamber.
[18" id="US-20010001839-A1-CLM-00018] 18. The wafer processing facility of
claim 17 , further comprising a cooling gas generator coupled to the multi-slot wafer cool down chamber, for increasing the cooling rate of wafers stored therein.
[19" id="US-20010001839-A1-CLM-00019] 19. The wafer processing facility of
claim 17 , further comprising a computer-controlled elevator mechanism which moves a wafer slot into position to receive or dispense a wafer as part of a wafer transfer, wherein the elevator mechanism is actuated prior to or concurrently with the initiation of the wafer transfer.
[20" id="US-20010001839-A1-CLM-00020] 20. The wafer processing facility of
claim 17 , further comprising means for determining whether a latency associated with the wafer transfer to be initiated would exceed a remaining process time for a process occurring in any the plurality of process chambers, and, responsive to a determination that such a latency would exceed the remaining process time, delaying the wafer transfer.
[21" id="US-20010001839-A1-CLM-00021] 21. A computer readable medium having a computer program encoded therein, the computer program comprising:
means for assigning a different priority level to each of a plurality of wafers in a wafer processing facility according to a processing stage to which each respective wafer has progressed through a plurality of process chambers;
means for determining which wafer of the plurality of wafers in the one or more process chambers is assigned a highest priority level; and
means for initiating a wafer transfer between two of the process chambers for the wafer having the highest assigned priority level.
[22" id="US-20010001839-A1-CLM-00022] 22. The computer readable medium of
claim 21 , wherein the wafer processing facility comprises a cooling chamber for cooling a wafer previously processed in one of the process chambers, and wherein the computer program assigns a lower priority level to a wafer which has been transferred to the cooling chamber than to a wafer which has not yet been transferred to the cooling chamber.
[23" id="US-20010001839-A1-CLM-00023] 23. The computer readable medium of
claim 22 , wherein the computer program determines whether a latency associated with the wafer transfer to be initiated would exceed a remaining process time for a process occurring in any the plurality of process chambers, and, responsive to a determination that such a latency would exceed the remaining process time, delaying the transfer.

类似技术:

公开号 | 公开日 | 专利标题

US6201998B1|2001-03-13|Apparatus, method and medium for enhancing the throughput of a wafer processing facility using a multi-slot cool down chamber and a priority transfer scheme

US6336204B1|2002-01-01|Method and apparatus for handling deadlocks in multiple chamber cluster tools

US5696689A|1997-12-09|Dispatch and conveyer control system for a production control system of a semiconductor substrate

JP4912947B2|2012-04-11|Recipe cascading for wafer processing systems

US6122566A|2000-09-19|Method and apparatus for sequencing wafers in a multiple chamber, semiconductor wafer processing system

EP0837494A2|1998-04-22|Method and apparatus for priority based scheduling of wafer processing within a multiple chamber semiconductor wafer processing tool

US6952622B2|2005-10-04|Robot pre-positioning in a wafer processing system

US20020059015A1|2002-05-16|Method and apparatus for resolving conflicts in a substrate processing system

JP4621698B2|2011-01-26|Method and apparatus for synchronizing a substrate processing system

US6826441B2|2004-11-30|Method and system for management to manufacturing process for products

KR100508680B1|2005-08-17|Robot pre-positioning in a wafer processing system

US5950109A|1999-09-07|Methods of depositing films on semiconductor wafers using partial deposition and reloading techniques

TWI646621B|2019-01-01|Substrate processing system, substrate processing apparatus, and substrate processing method

JPH1049388A|1998-02-20|Input and output controller

JP2871994B2|1999-03-17|Semiconductor wafer production method

US6194232B1|2001-02-27|Multi-track wafer processing method

WO2021117556A1|2021-06-17|Substrate processing apparatus and substrate processing method

Wiethoff et al.2006|AMHS software solutions to increase manufacturing system performance

JPH0945596A|1997-02-14|Production controller

JP4657528B2|2011-03-23|Processing system and processing method

KR100508679B1|2005-08-17|Method and apparatus for synchronizing a substrate processing system

US9601360B2|2017-03-21|Wafer transport method

Park et al.2010|Wafer admission control for clustered photolithography tools

JP2003243274A|2003-08-29|Schedule preparation method of substrate treatment equipment and its program

JP2003031453A|2003-01-31|Method and program for scheduling substrate treatment system

同族专利:

公开号 | 公开日

US6580955B2|2003-06-17|

EP0810632A2|1997-12-03|

US6201998B1|2001-03-13|

EP0810632A3|1998-06-10|

US20030009251A1|2003-01-09|

US5975740A|1999-11-02|

US20020055799A1|2002-05-09|

US6449520B1|2002-09-10|

US6360132B2|2002-03-19|

引用文献:

公开号 | 申请日 | 公开日 | 申请人 | 专利标题

US20020116076A1|2000-12-27|2002-08-22|Tokyo Electron Limited|Substrate processing apparatus and information storage apparatus and method|

US20050273191A1|2003-01-27|2005-12-08|Englhardt Eric A|Small lot size lithography bays|

US20070059861A1|2003-01-27|2007-03-15|Applied Materials, Inc.|Systems and methods for transferring small lot size substrate carriers between processing tools|

US20070138136A1|2005-12-16|2007-06-21|Jason Plumhoff|Method for etching photolithographic substrates|

US20090024238A1|2006-03-22|2009-01-22|Hitachi Kokusai Electric Inc.|Substrate Processing Apparatus|US4348725A|1977-01-19|1982-09-07|Honeywell Information Systems Inc.|Communication line service interrupt technique for a communications processing system|

US4836733A|1986-04-28|1989-06-06|Varian Associates, Inc.|Wafer transfer system|

US5254170A|1989-08-07|1993-10-19|Asm Vt, Inc.|Enhanced vertical thermal reactor system|

US5399531A|1990-12-17|1995-03-21|United Micrpelectronics Corporation|Single semiconductor wafer transfer method and plural processing station manufacturing system|

US5442561A|1992-05-12|1995-08-15|Nippon Telegraph And Telephone Corporation|Production management system and its application method|

JP2880876B2|1993-04-15|1999-04-12|山口日本電気株式会社|Transfer control system|

WO1995017993A1|1993-12-27|1995-07-06|Hitachi, Ltd.|Method and apparatus for continuously producing a multiplicity of types|

US5444632A|1994-04-28|1995-08-22|Texas Instruments Incorporated|Apparatus and method for controlling and scheduling processing machines|

KR0152324B1|1994-12-06|1998-12-01|양승택|Semiconductor wafer carrier apparatus|

US5745364A|1994-12-28|1998-04-28|Nec Corporation|Method of producing semiconductor wafer|

US5612886A|1995-05-12|1997-03-18|Taiwan Semiconductor Manufacturing Company Ltd.|Method and system for dynamic dispatching in semiconductor manufacturing plants|

US5975740A|1996-05-28|1999-11-02|Applied Materials, Inc.|Apparatus, method and medium for enhancing the throughput of a wafer processing facility using a multi-slot cool down chamber and a priority transfer scheme|

US5751580A|1996-07-26|1998-05-12|Chartered Semiconductor Manufacturing, Ltd.|Fuzzy logic method and system for adjustment of priority rating of work in process in a production line|

US5928389A|1996-10-21|1999-07-27|Applied Materials, Inc.|Method and apparatus for priority based scheduling of wafer processing within a multiple chamber semiconductor wafer processing tool|

JP2001219555A|1999-12-01|2001-08-14|Seiko Epson Corp|Ink jet recording head|US5696887A|1991-08-05|1997-12-09|Biotek Solutions, Incorporated|Automated tissue assay using standardized chemicals and packages|

US6073366A|1997-07-11|2000-06-13|Asm America, Inc.|Substrate cooling system and method|

JPH1159829A|1997-08-08|1999-03-02|Mitsubishi Electric Corp|Semiconductor wafer cassette conveyer, stocker used in semiconductor wafer cassette conveyer, and stocker in/out stock work control method/device used in semiconductor wafer cassette conveyer|

KR19990027324A|1997-09-29|1999-04-15|윤종용|Multi-chamber system with wafer recognition system and wafer processing method using the same|

US6257827B1|1997-12-01|2001-07-10|Brooks Automation Inc.|Apparatus and method for transporting substrates|

US6122566A|1998-03-03|2000-09-19|Applied Materials Inc.|Method and apparatus for sequencing wafers in a multiple chamber, semiconductor wafer processing system|

US6336204B1|1998-05-07|2002-01-01|Applied Materials, Inc.|Method and apparatus for handling deadlocks in multiple chamber cluster tools|

US6411859B1|1998-08-28|2002-06-25|Advanced Micro Devices, Inc.|Flow control in a semiconductor fabrication facility|

KR100303445B1|1998-11-04|2002-11-01|삼성전자 주식회사|A system of selectively managing workpiece and a control method thereof|

JP4212707B2|1998-11-26|2009-01-21|スピードファム株式会社|Wafer planarization system and wafer planarization method|

US6678572B1|1998-12-31|2004-01-13|Asml Holdings, N.V.|Recipe cascading in a wafer processing system|

US6418356B1|1998-12-31|2002-07-09|Silicon Valley Group, Inc.|Method and apparatus for resolving conflicts in a substrate processing system|

US6768930B2|1998-12-31|2004-07-27|Asml Holding N.V.|Method and apparatus for resolving conflicts in a substrate processing system|

US6865437B1|1998-12-31|2005-03-08|Asml Holdings N.V.|Robot pre-positioning in a wafer processing system|

US6662076B1|1999-02-10|2003-12-09|Advanced Micro Devices, Inc.|Management of move requests from a factory system to an automated material handling system|

US6338005B1|1999-08-31|2002-01-08|Advanced Micro Devices, Inc.|Managing test material in an automated material handling system|

US6889110B1|1999-10-01|2005-05-03|Novellus Systems, Inc.|Operational lists for simultaneous wafer scheduling and system event scheduling|

US6772029B2|2000-01-17|2004-08-03|Ebara Corporation|Wafer transfer control apparatus and method for transferring wafer|

US6470231B1|2000-04-21|2002-10-22|Taiwan Semiconductor Manufacturing Co., Ltd.|Method and system for auto dispatching wafer|

AU5269401A|2000-05-09|2001-11-20|Tokyo Electron Limited|Semiconductor manufacturing system and control method thereof|

JP2001345241A|2000-05-31|2001-12-14|Tokyo Electron Ltd|System and method for treating substrate|

US6418350B1|2000-06-09|2002-07-09|Brooks Automation Inc.|Periodic scheduler for dual-arm robots in cluster tools with process-module residency constraints|

US6745783B2|2000-08-01|2004-06-08|Tokyo Electron Limited|Cleaning processing method and cleaning processing apparatus|

US6812045B1|2000-09-20|2004-11-02|Kla-Tencor, Inc.|Methods and systems for determining a characteristic of a specimen prior to, during, or subsequent to ion implantation|

US6782337B2|2000-09-20|2004-08-24|Kla-Tencor Technologies Corp.|Methods and systems for determining a critical dimension an a presence of defects on a specimen|

US6950196B2|2000-09-20|2005-09-27|Kla-Tencor Technologies Corp.|Methods and systems for determining a thickness of a structure on a specimen and at least one additional property of the specimen|

US6891627B1|2000-09-20|2005-05-10|Kla-Tencor Technologies Corp.|Methods and systems for determining a critical dimension and overlay of a specimen|

US6694284B1|2000-09-20|2004-02-17|Kla-Tencor Technologies Corp.|Methods and systems for determining at least four properties of a specimen|

US6673637B2|2000-09-20|2004-01-06|Kla-Tencor Technologies|Methods and systems for determining a presence of macro defects and overlay of a specimen|

US6560507B1|2000-10-20|2003-05-06|Novellus Systems Inc.|Module classification approach for moving semiconductor wafers in a wafer processing system|

US6571371B1|2000-12-27|2003-05-27|Advanced Micro Devices, Inc.|Method and apparatus for using latency time as a run-to-run control parameter|

US6609869B2|2001-01-04|2003-08-26|Asm America|Transfer chamber with integral loadlock and staging station|

US7031792B2|2001-04-04|2006-04-18|Tokyo Electron Limited|Processing apparatus and information storage apparatus and method|

JP2002313880A|2001-04-19|2002-10-25|Hitachi Ltd|Method for manufacturing semiconductor integrated circuit device|

JP2003148872A|2001-08-28|2003-05-21|Sankyo Seiki Mfg Co Ltd|Oven system|

JP3751246B2|2001-11-13|2006-03-01|大日本スクリーン製造株式会社|Thin film forming apparatus and conveying method|

US7236847B2|2002-01-16|2007-06-26|Kla-Tencor Technologies Corp.|Systems and methods for closed loop defect reduction|

US6645877B2|2002-01-28|2003-11-11|Intel Corporation|Method of operating a processing chamber having multiple stations|

US6899507B2|2002-02-08|2005-05-31|Asm Japan K.K.|Semiconductor processing apparatus comprising chamber partitioned into reaction and transfer sections|

US7468161B2|2002-04-15|2008-12-23|Ventana Medical Systems, Inc.|Automated high volume slide processing system|

JP4299150B2|2002-04-15|2009-07-22|ベンタナ・メデイカル・システムズ・インコーポレーテツド|System for automatically staining large-capacity slides|

US7664561B1|2002-04-25|2010-02-16|Taiwan Semiconductor Manufacturing Company, Ltd.|Task queuing methodology for reducing traffic jam and to control transmission priority in an automatic material handling system|

JP4170864B2|2003-02-03|2008-10-22|大日本スクリーン製造株式会社|Substrate processing apparatus, substrate transport method and substrate processing method in substrate processing apparatus|

US7374696B2|2003-02-14|2008-05-20|Applied Materials, Inc.|Method and apparatus for removing a halogen-containing residue|

US7010374B2|2003-03-04|2006-03-07|Hitachi High-Technologies Corporation|Method for controlling semiconductor processing apparatus|

JP4080405B2|2003-09-22|2008-04-23|大日本スクリーン製造株式会社|Substrate processing equipment|

US6931296B2|2003-09-26|2005-08-16|Taiwan Semiconductor Manufacturing Co., Ltd.|Algorithms tunning for dynamic lot dispatching in wafer and chip probing|

US7068351B2|2004-02-20|2006-06-27|Asml Netherlands B.V.|Method of controlling a lithographic processing cell, device manufacturing method, lithographic apparatus, track unit, lithographic processing cell, and computer program|

US20050203655A1|2004-03-11|2005-09-15|Taiwan Semiconductor Manufacturing Co.|Scheduling system and method for avoiding low equipment utilization|

JP4329035B2|2004-08-18|2009-09-09|株式会社ダイフク|Article conveying device|

US7727880B1|2004-11-03|2010-06-01|Novellus Systems, Inc.|Protective self-aligned buffer layers for damascene interconnects|

US7704873B1|2004-11-03|2010-04-27|Novellus Systems, Inc.|Protective self-aligned buffer layers for damascene interconnects|

US7396759B1|2004-11-03|2008-07-08|Novellus Systems, Inc.|Protection of Cu damascene interconnects by formation of a self-aligned buffer layer|

US7727881B1|2004-11-03|2010-06-01|Novellus Systems, Inc.|Protective self-aligned buffer layers for damascene interconnects|

CN100383914C|2005-04-18|2008-04-23|力晶半导体股份有限公司|Method for determining machinery processing sequence and manufacturing system therewith|

US7239930B2|2005-05-24|2007-07-03|International Business Machines Corporation|Method, system, and computer program product for improved flow of development lots in a manufacturing facility|

US7908993B2|2005-08-24|2011-03-22|Brother Kogyo Kabushiki Kaisha|Film forming apparatus, film forming method and method for manufacturing piezoelectric actuator|

US7305276B2|2005-10-31|2007-12-04|International Business Machines Corporation|Method, system, and computer program product for controlling the flow of material in a manufacturing facility using an extended zone of control|

JP2007266482A|2006-03-29|2007-10-11|Toshiba Corp|Production system and manufacturing method of electronic device|

US20070250202A1|2006-04-17|2007-10-25|Tokyo Electron Limited|Coating and developing system, method of controlling coating and developing system and storage medium|

US7867403B2|2006-06-05|2011-01-11|Jason Plumhoff|Temperature control method for photolithographic substrate|

US7505828B2|2006-07-14|2009-03-17|Taiwan Semiconductor Manufacturing Company, Ltd.|Carrier transportation management system and method for internal buffer process tools|

DE102006056597B4|2006-11-30|2009-03-12|Advanced Micro Devices, Inc., Sunnyvale|Method and system for controlling substrate handling in substrate buffers of process plant systems by interrupting process tasks depending on task priority|

EP1965381B1|2007-03-02|2010-08-04|Singulus Mastering B.V.|Control Method for Integrated Mastering System|

US20080216077A1|2007-03-02|2008-09-04|Applied Materials, Inc.|Software sequencer for integrated substrate processing system|

US7596423B2|2007-03-30|2009-09-29|Tokyo Electron Limited|Method and apparatus for verifying a site-dependent procedure|

EP2169405A2|2008-09-30|2010-03-31|F.Hoffmann-La Roche Ag|Robotic Store|

KR101548407B1|2008-11-12|2015-08-28|벤타나 메디컬 시스템즈, 인코포레이티드|Methods and apparatuses for heating slides carrying specimens|

US8666551B2|2008-12-22|2014-03-04|Asm Japan K.K.|Semiconductor-processing apparatus equipped with robot diagnostic module|

US8268722B2|2009-06-03|2012-09-18|Novellus Systems, Inc.|Interfacial capping layers for interconnects|

JP5392190B2|2010-06-01|2014-01-22|東京エレクトロン株式会社|Substrate processing system and substrate processing method|

CN103582932B|2011-06-03|2017-01-18|诺发系统公司|Metal and silicon containing capping layers for interconnects|

US20130017317A1|2011-07-13|2013-01-17|Ring Kenneth M|Load lock control method and apparatus|

JP5505384B2|2011-08-04|2014-05-28|東京エレクトロン株式会社|Substrate processing apparatus, substrate processing method, and storage medium|

US9136155B2|2011-11-17|2015-09-15|Lam Research Ag|Method and device for processing wafer shaped articles|

JP5738796B2|2012-04-11|2015-06-24|株式会社日立ハイテクノロジーズ|Processing room assignment setting device and processing room assignment setting program|

JP6105982B2|2012-09-21|2017-03-29|株式会社Ｓｃｒｅｅｎホールディングス|Schedule creation device, substrate processing device, schedule creation program, schedule creation method, and substrate processing method|

US9389608B2|2013-10-23|2016-07-12|Shenzhen China Star Optoelectronics Technology Co., Ltd|Loading and unloading method and device for a cooling buffer in a precise length measuring machine|

US9349617B2|2013-11-22|2016-05-24|Taiwan Semiconductor Manufacturing Co., Ltd.|Mechanisms for wafer cleaning|

CN111089980A|2013-12-13|2020-05-01|文塔纳医疗系统公司|Automated histological processing of biological samples and related techniques|

EP3056706A1|2015-02-16|2016-08-17|Honeywell International Inc.|An approach for aftertreatment system modeling and model identification|

US9633896B1|2015-10-09|2017-04-25|Lam Research Corporation|Methods for formation of low-k aluminum-containing etch stop films|

US9978601B2|2015-10-20|2018-05-22|Taiwan Semiconductor Manufacturing Co., Ltd.|Methods for pre-deposition treatment of a work-function metal layer|

US10359769B2|2017-09-15|2019-07-23|Applied Materials, Inc.|Substrate routing and throughput modeling|

法律状态:
2002-03-01| STCF| Information on status: patent grant|Free format text: PATENTED CASE |

2005-08-26| FPAY| Fee payment|Year of fee payment: 4 |

2009-08-21| FPAY| Fee payment|Year of fee payment: 8 |

2013-03-29| FPAY| Fee payment|Year of fee payment: 12 |

优先权:

申请号 | 申请日 | 专利标题

US08/654,370|US5975740A|1996-05-28|1996-05-28|Apparatus, method and medium for enhancing the throughput of a wafer processing facility using a multi-slot cool down chamber and a priority transfer scheme|

US09/363,930|US6201998B1|1996-05-28|1999-07-30|Apparatus, method and medium for enhancing the throughput of a wafer processing facility using a multi-slot cool down chamber and a priority transfer scheme|

US09/754,403|US6360132B2|1996-05-28|2001-01-05|Apparatus, method and medium for enhancing the throughput of a wafer processing facility using a multi-slot cool down chamber and a priority transfer scheme|US09/754,403| US6360132B2|1996-05-28|2001-01-05|Apparatus, method and medium for enhancing the throughput of a wafer processing facility using a multi-slot cool down chamber and a priority transfer scheme|

US09/945,794| US6449520B1|1996-05-28|2001-09-05|Apparatus, method and medium for enhancing the throughput of a wafer processing facility using a multi-slot cool down chamber and a priority transfer scheme|

US10/236,962| US6580955B2|1996-05-28|2002-09-09|Apparatus, method and medium for enhancing the throughput of a wafer processing facility using a multi-slot cool down chamber and a priority transfer scheme|

[返回顶部]