• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A nitride wet etch in which liquid TEOS is flowed directly into the hot phosphoric acid bath before wafer etching begins. This preloads the bath chemistry with silicate ions, and thus helps assure very high selectivity to silicon oxides.
    公开号:US20010001728A1
    申请号:US09/213,143
    申请日:1998-12-18
    公开日:2001-05-24
    发明作者:DER?apos;E JAN；Thomas M. Parrill；Brian K. Kirkpatrick
    申请人:Texas Instruments Inc；
    IPC主号:H01L21-31111
    专利说明:
    [0001] The present invention relates to integrated circuit fabrication methods, and particularly to wet etching methods for selectively etching silicon nitride. [0001]
    [0002] Background: Selective Nitride Etching [0002]
    [0003] One of the very useful basic steps in integrated circuit processing is the ability to remove silicon nitride selectively with respect to silicon dioxide. Conventionally, a hot phosphoric acid bath is used to etch silicon nitride. However, a basic problem is that the nitride/oxide selectivity changes during the course of an etching cycle. (When the bath is new, it will achieve a nitride-to-oxide selectivity of only about 5 to 1. As the bath continues to etch nitride, the selectivity will improve by a factor of 20 or more.) [0003]
    [0004] This presents problems in process controllability. To compensate for such loading effects, it may be necessary to continually adjust the chemistry of the bath, or to precondition a bath before it is used, or to discard a bath early. [0004]
    [0005] One proposed approach to this problem was a four-step procedure, for silicon nitride strip in phosphoric acid, described in U.S. Pat. No. 5,188,701 to Yoshio, which is hereby incorporated by reference. In this method, a complex procedures was used to control the concentration and temperature of phosphoric acid. The complexity of this method is a significant drawback. [0005]
    [0006] V. D. Wohlheiter used a mixed solution of phosphoric acid and sulfuric acid to etch silicon nitride and effectively passivate the exposed n+ silicon surface. See Wohlheiter, “Silicon Nitride Ledge Removal Techniques for Integrated Circuit Devices,” 122 J. Electrochem. Soc. 1736 (1975), which is hereby incorporated by reference. However, that method requires a significant shift in the chemistry, which is undesirable. [0006]
    [0007] Nitride Etching with Silicate Ion Pre-Loading [0007]
    [0008] The present application discloses a new method for etching silicon nitride selectively with respect to silicon oxides. According to this method, a source of silicate ions is added to the hot phosphoric acid bath immediately, as a way to directly precondition it before wafers are etched. Preferably the silicate ion source is a liquid such as “TEOS” (tetraethoxysilane). It has been found that the oxide etching rate is determined by the concentration of silicic acid, and that the concentration of silicic acid has essentially no effect on the nitride etching rate. Thus, by preloading the bath with silicic acid, the nitride-to-oxide selectivity is very good, even at the start of etching with a new bath, or after fresh chemicals are added. Preferably, the loading of the bath is accomplished by injecting liquid TEOS directly into the hot phosphoric acid bath below its surface. The temperature of the bath is actually above the flashpoint of TEOS in air, but the injected TEOS reacts rapidly with the acid bath to form silicic acid. In one example, injection of 125 cc of TEOS into a forty liter bath of hot phosphoric acid has been found to reduce the silicon dioxide etching rate to approximately zero. [0008]
    [0009] Advantages of the disclosed inventions include: better control over wet etching of integrated circuits having silicon nitrides and silicon oxides on their surfaces; more efficient use of chemicals; the ability to use undensified oxides; and consistently achievable high nitride:oxide selectivity. [0009] BRIEF DESCRIPTION OF THE DRAWINGS
    [0010] The disclosed inventions will be described with reference to the accompanying drawings, which show important sample embodiments of the invention and which are incorporated in the specification hereof by reference, wherein: [0010]
    [0011] FIG. 1 is a flow chart of the disclosed embodiments. [0011]
    [0012] FIG. 2 shows an intermediate stage in a shallow trench isolation process where the process of FIG. 1 can be used advantageously. [0012] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0013] The numerous innovative teachings of the present application will be described with particular reference to the presently preferred embodiment. However, it should be understood that this class of embodiments provides only a few examples of the many advantageous uses of the innovative teachings herein. In general, statements made in the specification of the present application do not necessarily delimit any of the various claimed inventions. Moreover, some statements may apply to some inventive features but not to others. [0013]
    [0014] Process Overview [0014]
    [0015] FIG. 1 shows some key steps in the process. After chemicals are added to the bath or the bath is changed out (step [0015] 110), the temperature is allowed to stabilize if it has gone out of range (step 120). A liquid silicic acid precursor, such as TEOS, is introduced into the solution, in sufficient concentration to bring the concentration of solvated silicate ions to at least 0.01 molar. Thereafter wafer etching can proceed conventionally (step 190).
    [0016] Experimental Results with Prior Art Methods [0016]
    [0017] The following data show the weaknesses of prior art methods. These data show how the etch rates of APCVD oxide and nitride varied as a function of the number of nitride lots etched in an H[0017] 3PO4 bath at a temperature of 155 degrees C:
    [0018] After 0 lots (of Nitride Film) had been etched in an H[0018] 3PO4 Batch, the measured etch rates were:
    [0019] Etch Rate of APCVD Oxide: 9-10 Angstroms/min; [0019]
    [0020] Etch Rate of Silicon Nitride: 45-48 Angstroms/min. [0020]
    [0021] After 5 lots (of Nitride Film) had been etched in H[0021] 3PO4 Batch, the measured etch rates were:
    [0022] Etch Rate of APCVD Oxide: 7-8 Angstroms/min; [0022]
    [0023] Etch Rate of Silicon Nitride: 45-48 Angstroms/min. [0023]
    [0024] After 10 lots (of Nitride Film) had been etched in H[0024] 3PO4 Batch, the measured etch rates were:
    [0025] Etch Rate of APCVD Oxide: 3-4 Angstroms/min; [0025]
    [0026] Etch Rate of Silicon Nitride: 45-48 Angstroms/min. [0026]
    [0027] After 17 lots (of Nitride Film) had been etched in H[0027] 3PO4 Batch, the measured etch rates were:
    [0028] Etch Rate of APCVD Oxide: 0-1 Angstroms/min; [0028]
    [0029] Etch Rate of Silicon Nitride: 45-48 Angstroms/min. [0029]
    [0030] Experimental Results with TEOS Injection, and Sample Process Context [0030]
    [0031] The disclosed nitride stripping process is expected to be advantageous in many contexts. One example (among many) is in the context of a shallow trench isolation (STI) process. [0031]
    [0032] FIG. 2 shows an intermediate stage in a shallow trench isolation process where the process of FIG. 1 can be used advantageously. [0032]
    [0033] Some STI processes use a backside nitride strip to remove the backside nitride (which includes metallic contamination) after the APCVD TEOS is filled into the trench. Since the APCVD TEOS is not densified, the TEOS can be significantly etched in hot phosphoric acid during the backside silicon nitride strip. The phosphoric acid at a temperature of 155 C etched the undensified APCVD TEOS at a wide range of 1 nm/min to less than 0.05 nm/min, depending on how much volume of silicon nitride films has been etched in the batch. By contrast, a pre-loaded hot phosphoric acid bath, prepared with TEOS using the present invention, was found to keep the etch rates of TEOS and silicon nitride in 155 C phosphoric acid at constant values of 0.5 and 48 Angstroms per minute respectively. [0033]
    [0034] From experiments it was found that 125 cc of TEOS, injected into 40 liters of phosphoric acid (85% wt) at 155 degrees C, takes the oxide etch rate to approximately zero. Thus this test was found to provide a silicon nitride wet etch with essentially infinite selectivity to oxide. [0034]
    [0035] According to a disclosed class of innovative embodiments, there is provided: A method for wet-etching integrated circuit structures which contain both silicon nitride portions and silicon oxide portions, comprising the steps of: (a.) preparing an etchant bath which predominantly comprises hot phosphoric acid; (b.) introducing a liquid-phase precursor of silicic acid into said bath; and (c.) after said steps (a.) and (b.), placing partially fabricated integrated circuit wafers into said bath to perform selective etching, with a nitride:oxide selectivity which is greater than fifty-to-one at all times. [0035]
    [0036] Modifications and Variations [0036]
    [0037] As will be recognized by those skilled in the art, the innovative concepts described in the present application can be modified and varied over a tremendous range of applications, and accordingly the scope of patented subject matter is not limited by any of the specific exemplary teachings given, but is only defined by the issued claims. [0037]
    [0038] For example, the description of phosphoric acid and silicic acid does not preclude the use of other components in the solution, such as silicic acid, H2Si2O3, which may dissolve in hot phosphoric acid to produce silicate ions. [0038]
    [0039] Optionally, it is also possible to perform other preconditioning steps after the TEOS injection of the preferred embodiment. For example, in one class of embodiments a clean sacrificial wafer is used, after the TEOS injection, each time new chemicals are added. However, an important advantage of the invention is that long preconditioning cycles are no longer necessary. [0039]
    [0040] The present invention also provides process engineers with some additional flexibility regarding temperature. Increasing temperature is one technique for increasing selectivity to oxides, but it is very difficult to recirculate and filter phosphoric acid above 160 C. Since the methods described above improve control over selectivity (and provide better assurance that a certain level of minimum selectivity will be achieved), process engineers may be able to lower temperature slightly. [0040]
    权利要求:
    Claims (4)
    [1" id="US-20010001728-A1-CLM-00001] 1. A method for wet-etching integrated circuit structures which contain both silicon nitride portions and silicon oxide portions, comprising the steps of:
    (a.) preparing an etchant bath which predominantly comprises hot phosphoric acid;
    (b.) introducing a liquid-phase precursor of silicic acid into said bath; and
    (c.) after said steps (a.) and (b.), placing partially fabricated integrated circuit wafers into said bath to perform selective etching, with a nitride:oxide selectivity which is greater than fifty-to-one at all times.
    [2" id="US-20010001728-A1-CLM-00002] 2. The method of
    claim 1 , wherein said step (c.) increases the silicic acid concentration of said bath to greater than 0.01 molar prior to said step (c.).
    [3" id="US-20010001728-A1-CLM-00003] 3. The method of
    claim 1 , wherein liquid TEOS is introduced directly into said bath during said step (a.).
    [4" id="US-20010001728-A1-CLM-00004] 4. A product produced by the method of
    claim 1 .
    类似技术:
    公开号 | 公开日 | 专利标题
    US5320709A|1994-06-14|Method for selective removal of organometallic and organosilicon residues and damaged oxides using anhydrous ammonium fluoride solution
    US5783495A|1998-07-21|Method of wafer cleaning, and system and cleaning solution regarding same
    US4264374A|1981-04-28|Cleaning process for p-type silicon surface
    US7157382B2|2007-01-02|Method for expanding a trench in a semiconductor structure
    JP2000036492A|2000-02-02|Etching method
    US6287983B2|2001-09-11|Selective nitride etching with silicate ion pre-loading
    KR100232664B1|1999-12-01|Method and appartus for manufacturing a semiconductor device
    US6048406A|2000-04-11|Benign method for etching silicon dioxide
    US5607543A|1997-03-04|Integrated circuit etching
    US5023206A|1991-06-11|Semiconductor device with adjacent non-oxide layers and the fabrication thereof
    US6117350A|2000-09-12|Adjustable selectivity etching solutions and methods of etching semiconductor devices using the same
    EP0171186A1|1986-02-12|Method of manufacturing a semiconductor device involving the etching of a polycrystalline silicon layer
    US8569143B2|2013-10-29|Methods of fabricating a semiconductor IC having a hardened shallow trench isolation |
    US20050079714A1|2005-04-14|Method of etching silicon anisotropically
    US20030221703A1|2003-12-04|Method of removing germanium contamination on semiconductor substrate
    JP3032244B2|2000-04-10|Method for manufacturing semiconductor device
    JPH07263537A|1995-10-13|Formation of trench element separation
    KR100235944B1|1999-12-15|Cleaning method for semiconductor device
    KR100496867B1|2005-06-22|Method of handling process wafer before selective epitaxial growth
    KR100220952B1|1999-09-15|A cleaning method for semiconductor device
    JP3134483B2|2001-02-13|Processing equipment for semiconductor substrates using liquids
    KR19990048785A|1999-07-05|Method of Cleaning Semiconductor Devices
    JPS62118528A|1987-05-29|Processing of semiconductor device
    EP1001458A1|2000-05-17|Isotropic etching of silicon using hydrogen chloride
    KR19980054503A|1998-09-25|Nitride film removal method of semiconductor device
    同族专利:
    公开号 | 公开日
    US6287983B2|2001-09-11|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20150111311A1|2013-10-17|2015-04-23|Taiwan Semiconductor Manufacturing Co., Ltd.|Method of selectively removing silicon nitride and etching apparatus thereof|
    US20150111390A1|2013-10-23|2015-04-23|Taiwan Semiconductor Manufacturing Co., Ltd.|Method of selectively removing silicon nitride and single wafer etching apparatus thereof|US3635774A|1967-05-04|1972-01-18|Hitachi Ltd|Method of manufacturing a semiconductor device and a semiconductor device obtained thereby|
    US3607480A|1968-12-30|1971-09-21|Texas Instruments Inc|Process for etching composite layered structures including a layer of fluoride-etchable silicon nitride and a layer of silicon dioxide|
    US4092211A|1976-11-18|1978-05-30|Northern Telecom Limited|Control of etch rate of silicon dioxide in boiling phosphoric acid|
    US4269654A|1977-11-18|1981-05-26|Rca Corporation|Silicon nitride and silicon oxide etchant|
    JPH04115530A|1990-09-05|1992-04-16|Fujitsu Ltd|Manufacture of semiconductor device|
    US5472562A|1994-08-05|1995-12-05|At&T Corp.|Method of etching silicon nitride|
    US5918134A|1996-06-19|1999-06-29|Advanced Micro Devices, Inc.|Method of reducing transistor channel length with oxidation inhibiting spacers|US6699400B1|1999-06-04|2004-03-02|Arne W. Ballantine|Etch process and apparatus therefor|
    US20050159011A1|2004-01-21|2005-07-21|Thirumala Vani K.|Selective etching silicon nitride|
    US8778210B2|2006-12-21|2014-07-15|Advanced Technology Materials, Inc.|Compositions and methods for the selective removal of silicon nitride|
    法律状态:
    1998-12-18| AS| Assignment|Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JAN, DER'E;PARRILL, THOMAS M.;KIRKPATRICK, BRIAN K.;REEL/FRAME:009681/0372;SIGNING DATES FROM 19980113 TO 19980114 |
    2001-08-27| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2005-02-23| FPAY| Fee payment|Year of fee payment: 4 |
    2009-02-24| FPAY| Fee payment|Year of fee payment: 8 |
    2013-02-25| FPAY| Fee payment|Year of fee payment: 12 |
    优先权:
    申请号 | 申请日 | 专利标题
    US7022697P| true| 1997-12-31|1997-12-31||
    US09/213,143|US6287983B2|1997-12-31|1998-12-18|Selective nitride etching with silicate ion pre-loading|US09/213,143| US6287983B2|1997-12-31|1998-12-18|Selective nitride etching with silicate ion pre-loading|
    [返回顶部]