• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A method is used to form an intermetal dielectric layer. According to the invention, an unbiased-unclamped fluorinated silicate glass layer used as a protection layer is formed by high density plasma chemical vapor deposition on a biased-clamped fluorinated silicate glass layer formed by high density plasma chemical vapor deposition to prevent the biased-clamped fluorinated silicate glass layer from being exposed in a planarization process.
    公开号:US20010001678A1
    申请号:US09/759,570
    申请日:2001-01-11
    公开日:2001-05-24
    发明作者:Cheng-Yuan Tsai；Chih-Chien Liu；Ming-Sheng Yang
    申请人:Cheng-Yuan Tsai；Chih-Chien Liu；Ming-Sheng Yang；
    IPC主号:H01L21-02131
    专利说明:
    [0001] 1. Field of the Invention [0001]
    [0002] The invention relates to a method for forming an integrated circuit, and more particularly, to a method for forming an intermetal dielectric layer with multilevel interconnects. [0002]
    [0003] 2. Description of the Related Art [0003]
    [0004] In an integrated circuit with two or more levels of interconnects, an intermetal dielectric layer must be placed between the levels for isolation. Generally, the intermetal dielectric layer must have characteristics such as good reliability, good mechanical stability, good compatibility, low water absorption capability, etc. [0004]
    [0005] A typical material for the intermetal dielectric layer is silicon oxide that has a dielectric constant of about 4. However, since a device having a higher operation speed requires a material having a lower dielectric constant as the intermetal dielectric layer, fluorinated silicon glass (FSG) having a dielectric constant of about 3.5 is replacing the silicon oxide as the intermetal dielectric layer. [0005]
    [0006] According to the prior art, the method to form the intermetal dielectric layer is as follows. A plurality of metal conductive lines is formed on a substrate. The plurality of metal conductive lines is distributed in two regions, respectively, a tied conductive line region (i.e. a dense line region) having a higher distribution density and a loose conductive line region (i.e. a iso line region) having a lower distribution density. A biased-clamped FSG layer is formed on the substrate by high density plasma chemical vapor deposition (HDPCVD), and fills gaps between metal lines. Before the biased-clamped FSG layer is formed, the process further comprises forming a silicon glass liner layer by HDPCVD. The silicon glass liner layer is used to prevent the metal lines from being attacked by fluorine. Then, an oxide layer is formed as a cap layer on the biased-clamped FSG layer by plasma enhanced chemical vapor deposition (PECVD). A chemical mechanical polishing process is subsequently performed on the oxide layer. [0006]
    [0007] Due to different distribution densities, the spacing between conductive lines in different regions (the tied conductive line region and the loose conductive line region) is different. This may result in a large step height difference between the tied conductive line region and the loose conductive line region after the biased-clamped FSG layer and the cap layer are formed. Thus, the polishing stop for chemical mechanical polishing is difficult to control, and over-polishing easily arises. As a result, the biased-clamped FSG layer may be exposed. Since the amount of fluorine in the biased-clamped FSG layer is difficult to control, and the biased-clamped FSG layer exhibits intrinsically hydrophilic behavior, the biased-clamped FSG layer easily absorbs water when the biased-clamped FSG layer contacts is in contact with an aqueous base slurry during chemical mechanical polishing process. Thus, the reaction product produced during chemical mechanical polishing process can result in metal corrosion, oxide degradation. peeling at the metal/intermetal dielectric layer interface, and an increased dielectric constant. Furthermore, when a metal plug is formed, the HF can poison the metal plug. the contact resistance is increased and the increased contact resistance can affect the subsequent process. [0007] SUMMARY OF THE INVENTION
    [0008] According to above, the invention provides a method for forming an improved intermetal dielectric layer. In order to prevent the biased-clamped FSG layer from being exposed, the method provides an unbiased-unclamped FSG layer as a protect layer on the biased-clamped FSG layer. [0008]
    [0009] The method comprises the following steps. A plurality of metal lines is formed on a substrate. A biased-clamped FSG layer is formed on the substrate by HDPCVD. An unbiased-unclamped FSG layer as a protection layer is formed on the biased-clamped FSG layer by HDPCVD. An oxide layer as a cap layer is formed on the protection layer. A planarization process is performed on the oxide layer. [0009]
    [0010] The unbiased-unclamped FSG layer is used as a protection layer in the invention to prevent the biased-clamped FSG layer from being exposed during a planarization process and attacked by water. [0010]
    [0011] It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed. [0011] BRIEF DESCRIPTION OF THE DRAWINGS
    [0012] FIG. 1A through FIG. 1C are schematic, cross-sectional views showing a process for forming an intermetal dielectric layer according to a first preferred embodiment of the invention; [0012]
    [0013] FIG. 2 shows the relationship between the penetration depth (nm) in the unbiased-clamped FSG layer and hydrogen concentration using Secondary Ion Mass Spectroscopy (SIMS); and [0013]
    [0014] FIG. 3 shows the relationship between the penetration depth (nm) in the unbiased-clamped FSG layer and fluorine concentration using Secondary Ion Mass Spectroscopy. [0014] DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0015] FIGS. [0015] 1A through FIG. 1C are schematic, cross-sectional views showing a process for forming an intermetal dielectric layer according to a first preferred embodiment of the invention.
    [0016] Referring to FIG. 1A, a substrate [0016] 100 is provided. A plurality of metal conductive lines 102 a, 102 b, and 102 c is formed on the substrate 100. A tied conductive line region 104 a and a loose conductive line region 104 b consist of the plurality of metal conductive lines 102 a, 102 b, and 102 c.
    [0017] Referring to FIG. 1B, a dielectric layer [0017] 106 is formed on the substrate 100. Due to different spacings among the metal conductive lines 102 a, 102 b, and 102 c, the height of the dielectric layer 106 is not uniform. The dielectric layer 106 comprises biased-clamped fluorinated silicon glass (FSG) formed by, for example, high density plasma chemical vapor deposition (HDPCVD). The dielectric constant of the biased-clamped FSG is about 3.5, which depends on the process variation. The FSG is widely used as an intermetal dielectric material because of its low dielectric constant, capability of decreasing capacitance between interconnects, and good gap-filling capability.
    [0018] In addition, before forming the dielectric layer [0018] 106, an undoped silicon glass liner layer can be formed on the substrate 100 by, for example, HDPCVD. Since the undoped silicate glass liner layer has good compatibility with the FSG layer, the undoped silicate glass liner layer can promote adhesion between the FSG layer and another material layer and benefit the subsequent process.
    [0019] Although the dielectric constant of the undoped silicon glass liner layer is about 4.1, it is very thin; thus, the undoped silicon glass liner layer does not affect the overall dielectric constant of the internetal dielectric layer. [0019]
    [0020] A protection layer [0020] 108 is formed on the dielectric layer 106. The protection layer 108 comprises unbiased-unclamped FSG formed by, for example, HDPCVD. The dielectric constant of the unbiased-unclamped FSG is about 3.5, which thickness depends on the process. “Unbiased” means that no bias is applied during performing the HDPCVD, and “unclamped” means that there is no helium cooling device on the backside of the substrate 100 during the deposition, or that no helium cooling process is performed on the substrate 100 during the deposition.
    [0021] Since the depositing rate of the unbiased-unclamped FSG layer (the protection layer [0021] 108) formed by HDPCVD is greater than that of the biased-clamped FSG layer (the dielectric layer 106) formed by HDPCVD, the throughout is not affected by the process of first forming the dielectric layer 106 to a thinner thickness than in the prior art and then forming the protection layer 108 to an adequate thickness.
    [0022] Since the dielectric constant of the protection layer [0022] 108 is nearly the same as that of the dielectric layer 106, the protection layer 108 does not affect the overall dielectric constant of the intermetal dielectric layer.
    [0023] A cap layer [0023] 110 is formed on the protection layer 108. The cap layer 110 is, for example, an oxide layer formed by HDPCVD or by PECVD. Referring to FIG. 1C, a planarization process such as chemical mechanical polishing (CMP) is performed on the cap layer 110.
    [0024] Since the unbiased-unclamped FSG layer has a lower water absorption capability than the conventional FSG layer, if the unbiased-unclamped FSG layer is exposed due to the chemical mechanical polishing process, the unbiased-unclamped FSG layer does not react with an aqueous slurry or water to produce hydrogen fluoride (HF). Thus, the protection layer [0024] 108 can prevent the dielectric layer 106 from being over-etched as occurred in the prior art.
    [0025] FIG. 2 shows the relationship between the penetration depth (nm) in the unbiased-unclamped FSG layer and hydrogen concentration using Secondary Ion Mass Spectroscopy (SIMS). FIG. 3 shows the relationship between the penetration depth (nm) in the unbiased-clamped FSG layer and fluorine concentration using secondary ion mass spectroscopy. [0025]
    [0026] Referring to FIG. 2 and Table 1, there is no obvious change in the hydrogen concentrations before and after CMP. This indicates that the unbiased-unclamped FSG layer efficiently prevents the HF from being produced, and further prevents metal corrosion, oxide degradation, peeling at the metal/intermetal dielectric layer interface, and an increased dielectric constant. [0026] TABLE 1 Fluorine concentration in Hydrogen concentration in percentage (%)* percentage (%)** Before the 13.17 0.140 CMP After the CMP 13.13 0.126
    [0027] Referring to FIG. 3 and Table 1, there is no obvious variation in the fluorine concentrations before and after CMP. This indicates that the unbiased-unclamped FSG layer efficiently prevents the HF from being produced, and further prevents metal corrosion, oxide degradation, peeling at the metal/intermetal dielectric layer interface. and an increased dielectric constant. [0027]
    [0028] In addition, the invention not only applies to the multilevel interconnect process, but also applies to, for example, the metal plug process, the dual damascene process, the dielectric layer depositing process between the conductive lines, etc. [0028]
    [0029] Other embodiments of the invention will appear to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims. [0029]
    权利要求:
    Claims (28)
    [1" id="US-20010001678-A1-CLM-00001] 1. A method for forming an intermetal dielectric layer, comprising:
    providing a substrate;
    forming a plurality of metal conductive lines on the substrate, wherein a tied conductive line region and a loose conductive line region consist of the plurality of metal conductive lines,
    forming an intermetal dielectric layer on the substrate;
    forming a protection layer on the intermetal dielectric layer wherein the protection layer is thinner than the intermetal dielectric layer;
    forming a cap layer on the protection layer; and
    performing a planarization process.
    [2" id="US-20010001678-A1-CLM-00002] 2. The method for forming the intermetal dielectric layer according to
    claim 1 wherein the intermetal dielectric layer comprises fluorinated silicon glass.
    [3" id="US-20010001678-A1-CLM-00003] 3. The method for forming the intermetal dielectric layer according to
    claim 1 . wherein the formation of the intermetal dielectric layer comprises biased-clamped high density plasma chemical vapor deposition.
    [4" id="US-20010001678-A1-CLM-00004] 4. The method for forming the intermetal dielectric layer according to
    claim 3 . wherein the biased-clamped high density plasma chemical vapor deposition is performed under a bias and helium cooling is employed.
    [5" id="US-20010001678-A1-CLM-00005] 5. The method for forming the intermetal dielectric layer according to
    claim 1 , wherein the protection layer comprises fluorinated silicon glass.
    [6" id="US-20010001678-A1-CLM-00006] 6. The method for forming the intermetal dielectric layer according to
    claim 1 , wherein the formation of the protection dielectric layer comprises unbiased-unclamped high density plasma chemical vapor deposition.
    [7" id="US-20010001678-A1-CLM-00007] 7. The method for forming the intermetal dielectric layer according to
    claim 6 , wherein the unbiased-unclamped high density plasma chemical vapor deposition is performed without a bias and without helium cooling.
    [8" id="US-20010001678-A1-CLM-00008] 8. The method for forming the intermetal dielectric layer according to
    claim 1 , wherein the protection layer is used as a stop layer.
    [9" id="US-20010001678-A1-CLM-00009] 9. The method for forming the intermetal dielectric layer according to
    claim 1 , wherein the cap layer comprises an oxide layer.
    [10" id="US-20010001678-A1-CLM-00010] 10. The method for forming the intermetal dielectric layer according to
    claim 1 , wherein the formation of the cap layer comprises plasma enhanced chemical vapor deposition.
    [11" id="US-20010001678-A1-CLM-00011] 11. The method for forming the intermetal dielectric layer according to
    claim 1 , wherein before forming the intermetal dielectric layer, the process further comprises forming a undoped silicon glass layer.
    [12" id="US-20010001678-A1-CLM-00012] 12. The method for forming the intermetal dielectric layer according to claim l wherein the planarization process comprises a chemical mechanical polishing process.
    [13" id="US-20010001678-A1-CLM-00013] 13. A method for forming an intermetal dielectric layer, comprising:
    providing a substrate;
    forming a plurality of metal conductive lines on the substrate;
    forming a first dielectric layer on the substrate;
    forming a second dielectric layer on the first dielectric layer;
    forming a cap layer on the second dielectric layer; and
    performing a planarization process.
    [14" id="US-20010001678-A1-CLM-00014] 14. The method for forming the intermetal dielectric layer according to
    claim 13 , wherein the formation of the intermetal dielectric layer comprises biased-clamped high density plasma chemical vapor deposition.
    [15" id="US-20010001678-A1-CLM-00015] 15. The method for forming the intermetal dielectric layer according to
    claim 14 , wherein the biased-clamped high density plasma chemical vapor deposition is performed under a bias and helium cooling is employed.
    [16" id="US-20010001678-A1-CLM-00016] 16. The method for forming the intermetal dielectric layer according to
    claim 13 wherein the formation of the protection dielectric layer comprises unbiased-unclamped high density plasma chemical vapor deposition.
    [17" id="US-20010001678-A1-CLM-00017] 17. The method for forming the intermetal dielectric layer according to
    claim 16 , wherein the unbiased-unclamped high density plasma chemical vapor deposition is performed without a bias and without helium cooling.
    [18" id="US-20010001678-A1-CLM-00018] 18. The method for forming the intermetal dielectric layer according to
    claim 13 , wherein the cap layer comprises an oxide layer.
    [19" id="US-20010001678-A1-CLM-00019] 19. The method for forming the intermetal dielectric layer according to
    claim 13 wherein the second dielectric layer is used as a stop layer.
    [20" id="US-20010001678-A1-CLM-00020] 20. The method for forming the intermetal dielectric layer according to
    claim 13 , wherein before forming the first dielectric layer, the process further comprises forming an undoped silicon glass layer.
    [21" id="US-20010001678-A1-CLM-00021] 21. A method for forming an intermetal dielectric layer, wherein the method applies to a substrate and a plurality of metal conductive lines is formed on the substrate, the method comprising:
    forming a dielectric layer on the substrate;
    forming a protection layer on the dielectric layer;
    forming a cap layer on the protection layer; and
    performing a planarization process.
    [22" id="US-20010001678-A1-CLM-00022] 22. The method for forming the intermetal dielectric layer according to
    claim 21 , wherein the formation of the intermetal dielectric layer comprises biased-clamped high density plasma chemical vapor deposition.
    [23" id="US-20010001678-A1-CLM-00023] 23. The method for forming the intermetal dielectric layer according to
    claim 22 , wherein the biased-clamped high density plasma chemical vapor deposition is performed under a bias and helium cooling is employed.
    [24" id="US-20010001678-A1-CLM-00024] 24. The method for forming the intermetal dielectric layer according to
    claim 21 , wherein the protection layer comprises fluorinated silicon glass.
    [25" id="US-20010001678-A1-CLM-00025] 25. The method for forming the intermetal dielectric layer according to
    claim 21 , wherein the formation of the protection dielectric layer comprises unbiased-unclamped high density plasma chemical vapor deposition.
    [26" id="US-20010001678-A1-CLM-00026] 26. The method for forming the intermetal dielectric layer according to
    claim 25 , wherein the unbiased-unclamped high density plasma chemical vapor deposition is performed without a bias and without helium cooling.
    [27" id="US-20010001678-A1-CLM-00027] 27. The method for forming the intermetal dielectric layer according to
    claim 21 , wherein the cap layer comprises an oxide layer.
    [28" id="US-20010001678-A1-CLM-00028] 28. The method for forming the intermetal dielectric layer according to
    claim 21 , wherein the second dielectric layer is used as a stop layer.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6255217B1|2001-07-03|Plasma treatment to enhance inorganic dielectric adhesion to copper
    US6962869B1|2005-11-08|SiOCH low k surface protection layer formation by CxHy gas plasma treatment
    US5716890A|1998-02-10|Structure and method for fabricating an interlayer insulating film
    US6177338B1|2001-01-23|Two step barrier process
    US6074942A|2000-06-13|Method for forming a dual damascene contact and interconnect
    US6127256A|2000-10-03|Semiconductor device and method of manufacturing the same
    US7202160B2|2007-04-10|Method of forming an insulating structure having an insulating interlayer and a capping layer and method of forming a metal wiring structure using the same
    US6297555B1|2001-10-02|Method to obtain a low resistivity and conformity chemical vapor deposition titanium film
    US6004876A|1999-12-21|Low resistance interconnect for a semiconductor device and method of fabricating the same
    US6521533B1|2003-02-18|Method for producing a copper connection
    US6200653B1|2001-03-13|Method of forming an intermetal dielectric layer
    KR19990030226A|1999-04-26|Endpoint detection method and apparatus
    US20060043588A1|2006-03-02|Semiconductor device including a low-k metallization layer stack for enhanced resistance against electromigration
    KR20030095189A|2003-12-18|Semiconductor device manufacture method preventing dishing and erosion during chemical mechanical polishing
    US20080061442A1|2008-03-13|Interconnect structures and methods for fabricating the same
    US8338297B2|2012-12-25|Selective metal deposition over dielectric layers
    US20020063338A1|2002-05-30|Semiconductor device
    US20020142582A1|2002-10-03|Method for forming copper lines for semiconductor devices
    US7687392B2|2010-03-30|Semiconductor device having metal wiring and method for fabricating the same
    US5943599A|1999-08-24|Method of fabricating a passivation layer for integrated circuits
    US6734101B1|2004-05-11|Solution to the problem of copper hillocks
    US6469391B2|2002-10-22|Semiconductor device having silicon oxide sidewalls
    KR20050052630A|2005-06-03|Method for forming metal contact of semiconductor device
    US6133628A|2000-10-17|Metal layer interconnects with improved performance characteristics
    JP2004207604A|2004-07-22|Semiconductor device and its manufacturing method
    同族专利:
    公开号 | 公开日
    US6410106B2|2002-06-25|
    TW429516B|2001-04-11|
    US6200653B1|2001-03-13|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US6828255B2|2002-11-22|2004-12-07|Taiwan Semiconductor Manufacturing Co., Ltd|Crack inhibited composite dielectric layer|
    US20080012136A1|2006-07-12|2008-01-17|Jong Taek Hwang|Metal Interconnection Structure of Semiconductor Device and Method for Manufacturing the Same|US5968610A|1997-04-02|1999-10-19|United Microelectronics Corp.|Multi-step high density plasma chemical vapor deposition process|
    US5937323A|1997-06-03|1999-08-10|Applied Materials, Inc.|Sequencing of the recipe steps for the optimal low-k HDP-CVD processing|
    TW429516B|1999-10-22|2001-04-11|United Microelectronics Corp|Manufacturing method for inter-metal dielectrics|TW429516B|1999-10-22|2001-04-11|United Microelectronics Corp|Manufacturing method for inter-metal dielectrics|
    TW447076B|2000-03-31|2001-07-21|United Microelectronics Corp|Method for making intermetal dielectric layer|
    US6511923B1|2000-05-19|2003-01-28|Applied Materials, Inc.|Deposition of stable dielectric films|
    JP2002100628A|2000-09-25|2002-04-05|Sony Corp|Method for manufacturing semiconductor device|
    JP4090766B2|2002-03-19|2008-05-28|富士通株式会社|Manufacturing method of semiconductor device|
    JP3504940B2|2002-05-17|2004-03-08|沖電気工業株式会社|Method for manufacturing semiconductor device|
    US6953608B2|2003-04-23|2005-10-11|Taiwan Semiconductor Manufacturing Co., Ltd.|Solution for FSG induced metal corrosion & metal peeling defects with extra bias liner and smooth RF bias ramp up|
    KR20120084751A|2009-10-05|2012-07-30|가부시키가이샤 한도오따이 에네루기 켄큐쇼|Semiconductor device and manufacturing method thereof|
    法律状态:
    2005-12-01| FPAY| Fee payment|Year of fee payment: 4 |
    2009-12-07| FPAY| Fee payment|Year of fee payment: 8 |
    2014-01-31| REMI| Maintenance fee reminder mailed|
    2014-06-25| LAPS| Lapse for failure to pay maintenance fees|
    2014-07-21| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2014-08-12| FP| Lapsed due to failure to pay maintenance fee|Effective date: 20140625 |
    优先权:
    申请号 | 申请日 | 专利标题
    TW88118307A||1999-10-22||
    TW88118307||1999-10-22||
    TW088118307A|TW429516B|1999-10-22|1999-10-22|Manufacturing method for inter-metal dielectrics|
    US09/471,055|US6200653B1|1999-10-22|1999-12-22|Method of forming an intermetal dielectric layer|
    US09/759,570|US6410106B2|1999-10-22|2001-01-11|Method of forming an intermetal dielectric layer|US09/759,570| US6410106B2|1999-10-22|2001-01-11|Method of forming an intermetal dielectric layer|
    [返回顶部]