• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A memory diagnostic circuit includes: a diagnostic circuit which sets a plurality of memory banks to an access/enable state at one time, writes predetermined common data into the memory banks, and parallelly reads out storage data of the plurality of memory banks; a comparison circuit which compares the data read out from the plurality of memory banks with the data written into the memory banks; and a discrimination circuit which discriminates whether or not there is any defect in the plurality of memory banks based on a comparison result.
    公开号:US20010000449A1
    申请号:US09/730,787
    申请日:2000-12-07
    公开日:2001-04-26
    发明作者:Masaru Satoh
    申请人:NEC Corp；
    IPC主号:G11C29-26
    专利说明:
    [1] 1. 1. Field of the Invention
    [2] 2. The present invention relates to a semiconductor memory device having a memory array including a plurality of memory banks, and, more particularly, to a memory diagnostic circuit and a method for diagnosing a plurality of memory banks.
    [3] 3. 2. Description of the Related Art
    [4] 4. In a semiconductor memory device, such as a DRAM or the like, a memory array is divided into a plurality of banks which can independently be operated.
    [5] 5. In such a semiconductor memory device, it is necessary to diagnose whether a defect exists in each memory bank, after the complete manufacture of the semiconductor memory device and before shipping of the device. Hence, a circuit for diagnosing the memory is included inside the semiconductor memory device or externally connected thereto.
    [6] 6. In conventional memory diagnostic circuits, the diagnosis of any defect in each memory array of the semiconductor memory device is performed in the unit of memory banks. Therefore, in the conventional memory diagnostic circuits, the more the number of banks, the longer the time for diagnosing the memory device. SUMMARY OF THE INVENTION
    [7] 7. It is accordingly an object of the present invention to provide a memory diagnostic circuit which can complete diagnosing a memory array including a plurality of memory banks in a memory device within a short period of time even if the number of memory banks increases.
    [8] 8. In order to accomplish the above object, according to the first aspect of the present invention, there is provided a method for diagnosing a memory array including a plurality of memory banks which can independently read/write data, said method comprising:
    [9] 9. parallelly writing identical data into the plurality of memory banks, when diagnosing the memory array;
    [10] 10. reading out storage data from the plurality of memory banks; and
    [11] 11. comparing the data read out from the plurality of memory banks and the written data, determining that the memory banks are in a normal state when the read data and the written data coincide with each other, and determining that a defect exists in either one of the memory banks when the read data and the written data do not coincide with each other.
    [12] 12. According to the above method, the memory including the plurality of banks can be diagnosed at one time. Hence, it is no need to diagnose the memory for each bank. This results in that the diagnosing can be completed within a short period of time, regardless of the number of the banks.
    [13] 13. In order to achieve the above object, according to the second aspect of the present invention, there is provided a memory diagnostic circuit for diagnosing a memory array divided into a plurality of memory banks which can independently read/write data, said circuit comprising:
    [14] 14. a diagnostic controlling section which writes predetermined common data into the plurality of memory banks, and parallelly reads out storage data from the plurality of memory banks;
    [15] 15. a memory which stores the predetermined common data written into the plurality of memory banks; and
    [16] 16. a comparison circuit which compares the data read out from the plurality of memory banks with the write-data stored in said memory, and outputs a comparison result.
    [17] 17. In the memory diagnostic circuit of this invention, when to diagnose the memory array divided into the plurality of memory banks, the diagnostic controller controls the memory banks to collectively write data at one time, and the comparison circuit compares the written data and the data from the memory banks. In this structure, the plurality of memory banks can be diagnosed at one time. Hence, the diagnosing the plurality of memory banks can be achieved within a short period of time, regardless of the number of the memory banks. BRIEF DESCRIPTION OF THE DRAWINGS
    [18] 18. The object and other objects and advantages of the present invention will become more apparent upon reading of the following detailed description and the accompanying drawings in which:
    [19] 19.FIG. 1 is a block diagram showing the structure of a memory device having a memory diagnostic circuit according to one embodiment of the present invention;
    [20] 20.FIGS. 2A to 2F are timing charts for explaining normal operations of the memory device of FIG. 1;
    [21] 21.FIGS. 3A to 3D are timing charts for explaining test operations of the memory device of FIG. 1. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
    [22] 22. The structure of a semiconductor memory device according to one embodiment of the present invention will now be explained with reference to the accompanying drawings.
    [23] 23.FIG. 1 shows the structure of the semiconductor memory device having a memory diagnostic circuit 11 of this embodiment.
    [24] 24. This semiconductor memory device comprises the memory diagnostic circuit 11, a memory controller 12, four memories (memory banks) 14 a to 14 d, bus switching sections 15 a to 15 d, and AND gates 27 a to 27 d.
    [25] 25. The memory controller 12 is connected to a device 31, such as a CPU (Central Processing Unit), etc., for accessing the memory banks 14 a to 14 d, via a local bus 23. To activate a memory bank having a memory area which is designated by the device 31, the memory controller 12 sets bank-select signals 22 a to 22 d to an active level (low level), and accesses one memory bank which is in an active state through memory buses 19 a to 19 d and 19 e.
    [26] 26. When a bus switching signal 21 is at a low level, the bus switching sections 15 a to 15 d connect the memory bus 19 e with their corresponding one of memory buses 19 a to 19 d. On the contrary, when the bus switching signal 21 is at a high level, the bus switching sections 15 a to 15 d connect the memory buses 19 a to 19 d with their corresponding one of diagnostic buses 20 a to 20 d, respectively.
    [27] 27. Each of the AND gates 27i a to 27 d performs a logical AND operation on its corresponding one of the bank-select signals 22 a to 22 d and an ALL-bank-select signal 26, and outputs a result of the operation. The output from each of the AND gates 27 a to 27 d is at a low level, when its corresponding one of the bank-select signals 22 a to 22 d or the ALL-bank-select signal 26 is at a low level (active level).
    [28] 28. Each of the memory banks 14 a to 14 d inputs the output of its corresponding one of AND gates 27 a to 27 d. When the output from each of the AND gates 27 a to 27 d is at an active level (low level), its corresponding one of the memory banks 14 a to 14 d is activated so as to be accessible.
    [29] 29. The memory diagnostic circuit 11 is connected to the device 31 via the local bus 23, and comprises a diagnostic controller 13, a data buffer 16, an error register 18, and a comparator 17.
    [30] 30. The diagnostic controller 13 sets the bus switching signal 21 to an active level (low level) during a normal operation, and sets the ALL-bank-select signal 26 to an inactive level (high level). The diagnostic controller 13: (1) sets the ALL-bank-select signal 26 to an active level (low level), upon reception of an instruction for an operation for diagnosing the memory banks from the device 31 through the local bus 23; (2) sets the bus switching signal 21 to an active level (low level) and controls the bus switching sections 15 a to 15 d to connect the memory bus 19 e with their corresponding one of the memory buses 19 a to 19 d, upon reception of a WRITE instruction from the device 31; and (3) sets the bus switching signal 21 to a high level and controls the bus switching sections 15 a to 15 d to connect their corresponding one of the memory buses 19 a to 19 d with the respective diagnostic buses 20 a to 20 d, upon reception of a READ instruction from the device via the local bus 23. After the operation for diagnosing memory banks, if the diagnostic controller 13 ascertains that error information is stored in the error register 18, it informs the device 31 of the face that a defect exists somewhere in the memory banks 14 a to 14 d via the local bus 23. On the contrary, if no error information is stored in the error register 18, the diagnostic controller 13 informs the device 31 of the fact that the memory banks 14 a to 14 d are in a normal state via the local bus 23.
    [31] 31. During the operation for diagnosing the memory banks, the data buffer 16 temporarily holds write-data sent through the memory bus 19 e. This write-data is an expected value in a comparison process carried out by the comparator 17. The error register 18 stores an error signal 24 sent from the comparator 17.
    [32] 32. The comparator 17: (1) compares data, read out from each of the memory banks 14 a to 14 d during the operation for diagnosing the memory banks, with the write-data temporarily stored in the data buffer 16; and ( 2 ) outputs the error signal 14 to the error register 18, when the data from the memory banks 14 a to 14 d does not coincide with the write-data of the data buffer 16. The error register 18 stores the error signal 14.
    [33] 33. The circuit, which includes: the memory diagnostic circuit 11; the controller 12; the memory banks 14 a to 14 d; the bus switching sections 15 a to 15 d; and the AND gates 27 a to 27 d, may be integrated into one chip. In this case, a memory chip including a diagnostic circuit can be obtained. On the other hands, only the memories (memory banks) 14 a to 14 d may be integrated into one chip. In this case, a peripheral circuit, which includes: the memory diagnostic circuit 11; the controller 12; the bus switching sections 15 a to 15 d; and the AND gates 27 a to 27 d, is connected to the memory banks 14 a to 14 d. Further, the circuit, which includes: the controller 12; memory banks 14 to 14 d; the bus switching sections 15 a to 15 d; and the AND gates 27 a to 27 d, may be integrated into one memory chip. In this case, the memory diagnostic circuit 11 is externally connected to this memory chip.
    [34] 34. Operations of the memory diagnostic circuit of this embodiment will now be explained.
    [35] 35. Normal Operation
    [36] 36. Explanations will now be made to an operation of the device 31 accessing any one of the memory banks 14 a to 14 d during a normal operation, with reference to timing charts of FIGS. 2A to 2F. For easy understanding, it is assumed that the device 31 is to access the memory bank 14 a.
    [37] 37. In a normal operation mode, the diagnostic controller 13 sets, as shown in FIGS. 2A and 2B, the bus switching signal 21 to an active level (low level) and the ALL-bank-select signal 26 to an inactive level (high level). In response to the bus switching signal 21 of an active level, the bus switching section 15 a connects the memory bus 19 a with the memory bus 19 e. Since the ALL-bank-select signal 26 is at a high level, the AND gates 27 a to 27 d have their gates opened.
    [38] 38. After the memory controller 12 receives a request for accessing the memory bank 14 a from the device 31 via the local bus 23, it sets the bank-select signal 22 a to an active level (low level), as shown in FIG. 2C, and sets the bank-select signals 22 b to 22 d to an inactive level (high level), as shown in FIG. 2D.
    [39] 39. Hence, the output from the AND gate 27 a is set to an active level (low level), and the outputs from the respective AND gates 27 b to 27 d are set to an inactive level (high level). Then, the memory bank 14 a is in an enable state so as to be accessible, whereas the memory banks 14 d to 14 d are in a disable state so as to be non-accessible.
    [40] 40. Further, as shown in FIG. 2E, the memory controller 12 outputs an address of a target memory area to be accessed in the memory bank 14 a via the memory bus 19 e and the memory bus 19 a. During a write process, the memory controller 12 supplies the memory bank 14 a with write-data via the memory bus 19 e and the memory bus 19 a, as shown in FIG. 2F. The memory bank 14 a is in an enable state due to the bank-select signal 22 a. The memory bank 14 a writes the supplied data in a location specified by a supplied address. On one hand, when a read-access is issued, the memory bank 14 a reads out data stored in the location specified by the supplied address, and outputs the read data as shown in FIG. 2F.
    [41] 41. The same normal operation is carried out for the rest of the memory banks 14 b to 14 d.
    [42] 42. Operation for Diagnosing Memory
    [43] 43. Operations for diagnosing the memory banks will now be explained with reference to FIGS. 3A to 3D. Let it be assumed that an instruction for diagnosing the memory banks is issued from the device 31 connected to the local bus 23.
    [44] 44. As illustrated in FIG. 3A, a diagnostic operation includes a write process and a read/comparison process which are carried out in a sequential order.
    [45] 45. The device 31 issues an instruction for diagnosing the memory banks to the diagnostic controller 13 included in the memory diagnostic circuit 11 through the local bus 23. In response to the instruction, the diagnostic controller 13 sets the ALL-bank-select signal 26 to an active level (low level). The entire outputs from the respective AND gates 27 a to 27 d are set to an active level (low level) by the ALL-bank-select signal 26 of an active level. Hence, the entire memory banks 14 a to 14 d are in an active state (accessible state).
    [46] 46. The diagnostic controller 13, as illustrated in FIG. 3B, retains the bus switching signal 21 as is at a low level, likewise in the normal operation. Thus, the bus switching sections 15 a to 15 d continue to connect the memory bus 19 e with their corresponding one of the memory buses 19 a to 19 d.
    [47] 47. After this, the device 31 issues a WRITE instruction to the memory diagnostic circuit 11 via the local bus 23. In response to this instruction, the memory controller 12, as shown in FIGS. 3C and 3D, outputs an address of a corresponding memory area in the data buffer 16 and target data D to be written onto the memory bus 19 e. The data buffer 16 stores the supplied data D, and supplies the comparator 17 with the data D via the data bus 25. The comparator 17 stores the supplied data D in an internal register.
    [48] 48. After this, the memory controller 12 sequentially outputs addresses of memory areas in the memory banks 14 a to 14 d onto the memory bus 19 e while updating the addresses, as shown in FIG. 3C. At the same time, the memory controller 12 continues to output the target data D to be written onto the memory bus 19 e. Having performed this, for one write cycle, the same data D is simultaneously written in the memory areas of the respective memory banks 14 a to 14 d which have the same memory address. While updating the addresses of the memory areas in the memory banks 14 a to 14 d, the write process is repeated, thereby the same data D is written in the entire memory areas of the memory banks 14 a to 14 d.
    [49] 49. The device 31 issues a READ instruction onto the local bus 23.
    [50] 50. In response to this instruction, the diagnostic controller 13 sets the bus switching signal 21 to an inactive level (high level) while retaining the ALL-bank-select signal 26 at an active level (low level), as shown in FIGS. 3A and 3B. In response to the bus switching signal 21 at an inactive level (high level), each corresponding one of the bus switching sections 15 a to 15 d connects their corresponding one of the diagnostic buses 20 a to 20 d with the respective memory buses 19 a to 19 d.
    [51] 51. Then, the memory controller 12, as illustrated in FIG. 3C, sequentially updates the addresses of the memory areas in the memory banks 14 a to 14 d, and reads out data stored therein. Thus, data are read out from memory areas of the memory banks 14 a to 14 d which have the same address, and are parallelly sent to the comparator 17 via the memory buses 19 a to 19 d and the diagnostic buses 20 a to 20 d.
    [52] 52. The comparator 17 compares the write-data D stored in the data buffer 16 with the data read out from the memory banks 14 a to 14 d. When the comparator 17 determines that the data from the memory banks 14 a to 14 d do not coincide with the data D (i.e., the data written in the memory banks 14 a to 14 d during the above-described write process) stored in the data buffer 16, it outputs the error signal 24 to the error register 18. The error register 18 stores the supplied error signal 14.
    [53] 53. After the entire data stored in the memory banks 14 a to 14 d are read out and the comparison process is completed, the diagnostic controller 13 determines whether there is any error signal written into the error register 18.
    [54] 54. When determined that an error signal is written into error register 18, the diagnostic controller 13 informs the device 31 of the fact that a defect exists in either one of the memory banks 14 a to 14 d via the local bus 23. When determined that the written data D in the data buffer 16 and the data from the memory banks 14 a to 14 d coincide with each other, as a result of the comparison process, no error signal 14 is output from the comparator 17. Hence, the diagnostic controller 13 informs the device 31 of the fact that no defect exists in the memory banks 14 a to 14 d through the local bus 23.
    [55] 55. In the memory diagnostic circuit 11 of this embodiment, the plurality of memories 14 a to 14 d which are divided into four memory banks can collectively be diagnosed at one time. Hence, the diagnosing of the memory can be achieved within a short period of time, regardless of the number of memory banks.
    [56] 56. In this embodiment, the explanations have been made to the case where four memory banks are employed. However, the present invention is not limited to this, and can be adapted to any other semiconductor memory device having more than or less than four memory banks.
    [57] 57. In this embodiment, the explanations have been made to the semiconductor memory device including the memory diagnostic circuit 11. However, the present invention is not limited to the above structure. The present invention can similarly be employed to any other form of a semiconductor memory device having the memory diagnostic circuit 11 arranged outside the memory device.
    [58] 58. The comparison result of the comparator 17 may be sent to the device 31. For example, the comparator 17 may inform the device 31 of the fact whether reference data D coincides with the data from the memory banks 14 a to 14 d in association with each corresponding address among the memory banks 14 a to 14 d.
    [59] 59. For example, the comparison result of the data may be represented with “1” (not coincident) or “1” (coincident). Particularly, the comparison result for address ADD1 among the four memory banks may be represented in the form of ADDi:(“the comparison result of the data D with data from the memory bank 14 a”, “the comparison result of the data D with data from the memory bank 14 b”, “the comparison result of the data D with data from the memory bank 14 c”, and “the comparison result of the data D with data from the memory bank 14 d”). For example, in the case of ADD1, the comparison result may be represented as ADD1:(0000), and in the case of ADD2, the result may be represented as ADD2:(0100), etc. Such comparison results and the addresses are sent in association with each other in a memory. The devices reads the data in the memory in an appropriate manner. The device 31 analyzes the sent data, thereby to determine which one of the memory banks is defective.
    [60] 60. In the above-described embodiment, the data D is written while sequentially updating the addresses of the memory banks 14 a to 14 d. However, the memory banks 14 a to 14 d may be in a collective write mode, and the same data D can be written in the entire memory areas without specifying the address of the memory areas.
    [61] 61. Instead of writing the same data D in the entire memory areas, various data which may differ from each address of the memory areas may be written in the memory areas. In this case, the same address is written in the memory areas, having the same address among the four memory banks, and various data are written in the memory areas with addresses which differ from each other.
    [62] 62. As explained above, according to the embodiment of the present inveniton, when diagnozing memory banks, there is no need to diagnose each memory bank, and the plurality of memory banks can be diagnosed at one time. Therefore, a reduction in the time for diagnosing the memory banks can be realized, regardless of the number of memory banks.
    [63] 63. Various embodiments and changes may be made thereonto without departing from the broad spirit and scope of the invention. The above-described embodiment is intended to illustrate the present invention, not to limit the scope of the present invention. The scope of the present invention is shown by the attached claims rather than the embodiment. Various modifications made within the meaning of an equivalent of the claims of the invention and within the claims are to be regarded to be in the scope of the present invention.
    [64] 64. This application is based on Japanese Patent Application No. H11-348744 filed on Dec. 8, 1999, and including specification, claims, drawings and summary. The disclosure of the above Japanese Patent Application is incorporated herein by reference in its entirety.
    权利要求:
    Claims (11)
    [1" id="US-20010000449-A1-CLM-00001] 1. A method for diagnosing a memory array including a plurality of memory banks which can independently read/write data, comprising:
    writing identical write-data in the plurality of memory banks, when diagnosing the plurality of memory banks;
    storing the write-data;
    parallelly reading storage data from the plurality of memory banks; and
    comparing the storage data read out from the plurality of memory banks with the write-data, discriminating that the plurality of memory banks are in a normal state when the storage data and the write-data coincide with each other, and discriminating that a defect exists in either one of the plurality of memory banks when the storage data and the write-data do not coincide with each other.
    [2" id="US-20010000449-A1-CLM-00002] 2. A memory diagnostic circuit for diagnosing a memory array including a plurality of memory banks which can independently read/write data, said circuit comprising:
    a diagnostic controlling section which writes predetermined common data into the plurality of memory banks, and parallelly reads out storage data from the plurality of memory banks;
    a memory which stores the predetermined common data written into the plurality of memory banks; and
    a comparison circuit which compares the data read out from the plurality of memory banks with the write-data stored in said memory, and outputs a comparison result.
    [3" id="US-20010000449-A1-CLM-00003] 3. A memory diagnostic circuit for diagnosing a memory array including plurality of memory banks which can independently read/write data, said circuit comprising;
    a diagnostic controlling section which simultaneously sets the plurality of memory banks in an accessible/enable state, writes predetermined common data into the plurality of memory banks, and parallelly reads out storage data from the plurality of memory banks;
    a memory which stores data written into the plurality of memory banks; and
    a comparison circuit which compares the data read out from the plurality of memory banks with write-data stored in said memory, and outputs a comparison result.
    [4" id="US-20010000449-A1-CLM-00004] 4. The memory diagnostic circuit according to
    claim 3 , wherein said diagnostic controller includes:
    a controlling circuit which outputs a plurality of select-signals for setting the plurality of memory banks into an enable state, in a normal operational mode;
    a circuit which outputs an ALL-select signal for setting an ALL-memory bank into an enable state, in a test mode; and
    means for performing a logical operation on each of the plurality of select-signals and the ALL-select signal; and
    wherein either one of the plurality of memory banks is set into an enable state in a normal operational mode, and the plurality of memory banks are simultaneously set into an enable state in a test mode.
    [5" id="US-20010000449-A1-CLM-00005] 5. The memory diagnostic circuit according to
    claim 2 , further comprising a discrimination circuit which discriminates that the plurality of memory banks are in a normal state when an output of said comparison circuit indicates “coincidence”, and discriminates that a defect exists in either one of the plurality of memory banks when the output of said comparison circuit indicates “non-coincidence”.
    [6" id="US-20010000449-A1-CLM-00006] 6. The memory diagnostic circuit according to
    claim 2 , further comprising a data buffer which temporarily retains the write-data during a memory diagnostic process.
    [7" id="US-20010000449-A1-CLM-00007] 7. The memory diagnostic circuit according to
    claim 2 , further comprising an error information memory for storing error information indicating that a defect exists in either one of the plurality of memory banks, when said comparison circuit discriminates that a defect exists in the either one of the plurality of memory banks.
    [8" id="US-20010000449-A1-CLM-00008] 8. A semiconductor memory device which includes the memory diagnostic circuit of
    claim 2 inside said semiconductor memory device.
    [9" id="US-20010000449-A1-CLM-00009] 9. A semiconductor memory device which includes the memory diagnostic circuit of
    claim 3 inside said semiconductor memory device.
    [10" id="US-20010000449-A1-CLM-00010] 10. A semiconductor memory device to which the memory diagnostic circuit of
    claim 2 is externally connected.
    [11" id="US-20010000449-A1-CLM-00011] 11. A semiconductor memory device to which the memory diagnostic circuit of
    claim 3 is externally connected.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6421286B1|2002-07-16|Semiconductor integrated circuit device capable of self-analyzing redundancy replacement adapting to capacities of plural memory circuits integrated therein
    US4426688A|1984-01-17|Memory system having an alternate memory
    US6145092A|2000-11-07|Apparatus and method implementing repairs on a memory device
    KR101213315B1|2012-12-20|Methods, circuits, and systems to select memory regions
    US6324105B1|2001-11-27|Redundant row topology circuit, and memory device and test system using same
    US6501690B2|2002-12-31|Semiconductor memory device capable of concurrently diagnosing a plurality of memory banks and method thereof
    US6771549B1|2004-08-03|Row-column repair technique for semiconductor memory arrays
    US7107501B2|2006-09-12|Test device, test system and method for testing a memory circuit
    US20030106010A1|2003-06-05|Memory circuit having parity cell array
    US6219765B1|2001-04-17|Memory paging control apparatus
    US6055654A|2000-04-25|Method and apparatus for reading compressed test data from memory devices
    JPH10223000A|1998-08-21|Semiconductor storage device
    US20030084370A1|2003-05-01|Circuit and method for masking a dormant memory cell
    WO2006121874A2|2006-11-16|Memory device and method having a data bypass path to allow rapid testing and calibration
    US7640466B2|2009-12-29|Semiconductor integrated circuit device incorporating a data memory testing circuit
    US7308622B2|2007-12-11|Integrated memory and method for testing the memory
    US6219764B1|2001-04-17|Memory paging control method
    US6240532B1|2001-05-29|Programmable hit and write policy for cache memory test
    US6542969B1|2003-04-01|Memory controller and a cache for accessing a main memory, and a system and a method for controlling the main memory
    JP4176719B2|2008-11-05|Multi-port memory cell
    US6301171B2|2001-10-09|Semiconductor memory device capable of reducing data test time in pipeline
    US8635393B2|2014-01-21|Semiconductor memory having a short effective word line cycle time and method for reading data from a semiconductor memory of this type
    EP0757837B1|1998-11-04|A method and apparatus for testing a memory circuit with parallel block write operation
    US6721230B2|2004-04-13|Integrated memory with memory cells in a plurality of memory cell blocks, and method of operating such a memory
    KR100429095B1|2004-07-30|Random Access Memory in Integrated Circuits and How to Test Them
    同族专利:
    公开号 | 公开日
    US6501690B2|2002-12-31|
    JP2001167005A|2001-06-22|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    WO2003107354A1|2002-06-14|2003-12-24|Infineon Technologies Ag|Ram memory circuit with several banks and an auxiliary device for testing|
    US20070089005A1|2005-09-30|2007-04-19|Fujitsu Limited|Semiconductor storage device and memory test circuit|
    US10789184B2|2015-11-25|2020-09-29|Hitachi Automotive Systems, Ltd.|Vehicle control device|JPH0463480B2|1983-11-25|1992-10-09|Fujitsu Ltd||
    JPS63201858A|1987-02-18|1988-08-19|Nec Corp|Memory test system|
    JPH0217555A|1988-07-06|1990-01-22|Nec Corp|Memory diagnosing system|
    JPH04251355A|1991-01-08|1992-09-07|Toshiba Corp|Memory test system|
    KR100297709B1|1998-04-21|2001-08-07|윤종용|Method for testing semiconductor memory device having plurality of memory banks & semiconductor memory test equipment|
    US6088823A|1998-06-12|2000-07-11|Synopsys, Inc.|Circuit for efficiently testing memory and shadow logic of a semiconductor integrated circuit|KR100374636B1|2000-10-18|2003-03-04|삼성전자주식회사|Semiconductor device comprising built-in redundancy analysis circuit for testing and analyzing a plurality of memories simultaneously and analyzing method thereof|
    US6678845B1|2001-01-29|2004-01-13|Advanced Micro Devices, Inc.|Arrangement for testing programmed port registers of integrated network device by reading-back values from the port registers|
    JP4475621B2|2001-04-18|2010-06-09|キヤノン株式会社|Logic control apparatus and method for memory control circuit|
    US7197677B1|2001-08-27|2007-03-27|Cisco Technology, Inc.|System and method to asynchronously test RAMs|
    US6839797B2|2001-12-21|2005-01-04|Agere Systems, Inc.|Multi-bank scheduling to improve performance on tree accesses in a DRAM based random access memory subsystem|
    JP2004348627A|2003-05-26|2004-12-09|Toshiba Lsi System Support Kk|Microcomputer system|
    US8060799B2|2004-06-11|2011-11-15|Samsung Electronics Co., Ltd.|Hub, memory module, memory system and methods for reading and writing to the same|
    US20070226553A1|2006-03-21|2007-09-27|Khaled Fekih-Romdhane|Multiple banks read and data compression for back end test|
    JP2013131273A|2011-12-21|2013-07-04|Fujitsu Ltd|Semiconductor integrated circuit and method of testing semiconductor integrated circuit|
    US9092333B2|2013-01-04|2015-07-28|International Business Machines Corporation|Fault isolation with abstracted objects|
    JP6503889B2|2015-05-25|2019-04-24|富士通株式会社|Arithmetic processing device, information processing device, and control method of arithmetic processing device|
    法律状态:
    2001-03-08| AS| Assignment|Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SATOH, MASARU;REEL/FRAME:011585/0183 Effective date: 20001204 |
    2006-06-05| FPAY| Fee payment|Year of fee payment: 4 |
    2010-06-03| FPAY| Fee payment|Year of fee payment: 8 |
    2014-08-08| REMI| Maintenance fee reminder mailed|
    2014-12-31| LAPS| Lapse for failure to pay maintenance fees|
    2015-01-26| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2015-02-17| FP| Expired due to failure to pay maintenance fee|Effective date: 20141231 |
    优先权:
    申请号 | 申请日 | 专利标题
    JP348744/1999||1999-08-12||
    JP34874499A|JP2001167005A|1999-12-08|1999-12-08|Method and circuit for diagnosing memory and semiconductor memory device|
    JP11-348744||1999-12-08||
    [返回顶部]