• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A process for the treatment of the surface of dielectric films to remove moisture and other contaminants. Such treatment is done by electron beam exposure in order to prepare the surface for a subsequent chemical vapor deposition of oxide, nitride or oxynitride layers. The films are useful in the manufacture of integrated circuits.
    公开号:US20010000415A1
    申请号:US09/729,004
    申请日:2000-12-04
    公开日:2001-04-26
    发明作者:Mathew Ross
    申请人:Mathew Ross；
    IPC主号:H01L21-02126
    专利说明:
    [1] 1. 1. Field of the Invention
    [2] 2. The present invention relates to cured dielectric films and to a process for the treatment of the surface of such films to remove moisture and other contaminants therefrom. Such treatment is done by electron beam exposure of the dielectric surface in order to prepare it for a subsequent chemical vapor deposition of oxide, nitride or oxynitride layers. These films are useful in the manufacture of integrated circuits.
    [3] 3. 2. Description of the Related Art
    [4] 4. The field of semiconductor technology continually requires the formation of integrated circuit chips having more and faster circuits thereon. Such ultralarge scale integration has resulted in a continued shrinkage of feature sizes with the result that a large number of devices are available on a single chip. With a limited chip surface area, the interconnect density typically expands above the chip substrate in a multi-level arrangement and therefore the devices have to be interconnected across these multiple levels.
    [5] 5. The interconnects must be electrically insulated from each other except where designed to make electrical contact. Usually electrical insulation requires depositing dielectric films onto a surface. It is known in the art that a variety of resins are useful in the semiconductor fields to provide a dielectric coating to silicon wafers and other microelectronic devices. Such coatings protect the surface of substrates and form dielectric layers between electric conductors on integrated circuits. Semiconductor devices have multiple arrays of patterned-interconnect levels that serve to electrically couple individual circuit elements thus forming the integrated circuit.
    [6] 6. In the processing of microelectronic devices, dielectric layers are typically subjected to planarizing and etching treatments and hence adjacent layers are usually separated by an etch stop or other separation layer. Etch stop layers usually comprises an oxide, nitride or oxynitride film such as a silicon oxide film formed using chemical vapor deposition (CVD) or plasma enhanced CVD (PECVD) techniques. However, the application of such films to dielectric layers has become a problem. This is due to moisture and contaminants such as organic solvents, hydrocarbons and stray particles on the dielectric surface.
    [7] 7. It has now been found that such moisture and contaminants can be eliminated from the surface of dielectric films by exposing the surface of the dielectric to electron beam radiation. Such electron beam exposure effectively removes these contaminants and allows the surface to more readily accept chemical vapor deposited oxide, nitride or oxynitride films. SUMMARY OF THE INVENTION
    [8] 8. The invention provides a process for treating a dielectric layer on a substrate which comprises
    [9] 9. (a) heating a surface of the dielectric layer and exposing the dielectric layer to electron beam irradiation under vacuum conditions, for a sufficient time, temperature, electron beam energy and electron beam dose to remove substantially all moisture and/or contaminants from the surface of the dielectric layer; and
    [10] 10. (b) chemical vapor depositing a chemical vapor deposit material onto the surface of the dielectric layer while maintaining said vacuum conditions.
    [11] 11. The invention also provides a process for producing a support for a microelectronic device which comprises:
    [12] 12. (a) applying a dielectric layer onto a substrate;
    [13] 13. (b) curing the dielectric layer;
    [14] 14. (c) heating a surface of the dielectric layer and exposing the dielectric layer to electron beam irradiation under vacuum conditions, for a sufficient time, temperature, electron beam energy and electron beam dose to remove substantially all moisture and/or contaminants from the surface of the dielectric layer; and
    [15] 15. (d) chemical vapor depositingchemical vapor deposit material onto the surface of the dielectric layer while maintaining said vacuum conditions.
    [16] 16. The invention further provides a A support for a microelectronic device which comprises:
    [17] 17. (a) a substrate;
    [18] 18. (b) a cured dielectric layer on the substrate, the surface of which dielectric layer has been exposed to sufficient electron beam radiation to render the dielectric layer surface substantially devoid of moisture and contaminants; and
    [19] 19. (c) a chemical vapor deposited chemical vapor deposit material on the surface of the dielectric layer.
    [20] 20. The invention also provides a microelectronic device which comprises:
    [21] 21. (a) a substrate;
    [22] 22. (b) a cured dielectric layer on the substrate, the surface of which dielectric layer has been exposed to sufficient electron beam radiation to render the dielectric layer surface substantially devoid of moisture and contaminants;
    [23] 23. (c) a chemical vapor deposited chemical vapor deposit material layer on the surface of the dielectric layer; and
    [24] 24. (d) a pattern of conductive lines on the chemical vapor deposit material layer. DETAILED DESCRIPTION OF THE INVENTION
    [25] 25. The first step in conducting the process of the present invention is to form a dielectric composition layer on a substrate. Typical substrates are those suitable to be processed into an integrated circuit or other microelectronic device. Suitable substrates for the present invention non-exclusively include semiconductor materials such as gallium arsenide (GaAs), germanium, lithium niobate, silicon and compositions containing silicon such as silicon germanium, crystalline silicon, polysilicon, amorphous silicon, epitaxial silicon, and silicon dioxide (SiO2) and mixtures thereof.
    [26] 26. On the surface of the substrate is an optional pattern of raised lines, such as metal, oxide, nitride or oxynitride lines which are formed by well known lithographic techniques. Suitable materials for the lines include silica, silicon nitride, titanium nitride, tantalum nitride, aluminum, aluminum alloys, copper, copper alloys, tantalum, tungsten and silicon oxynitride. These lines form the conductors or insulators of an integrated circuit. Such are typically closely separated from one another at distances of about 20 micrometers or less, preferably 1 micrometer or less, and more preferably from about 0.05 to about 1 micrometer.
    [27] 27. The dielectric composition may comprise any of a wide variety of dielectric forming materials which are well known in the art for use in the formation of microelectronic devices. Such may be organic or inorganic. The dielectric layer may nonexclusively include silicon containing spin-on glasses, i.e. silicon containing polymer such as an alkoxysilane polymer, a silsesquioxane polymer such as a hydrogen silsesquioxane polymer, a siloxane polymer; a poly(arylene ether), a fluorinated poly(arylene ether), other polymeric dielectric materials, nanoporous silica or mixtures thereof.
    [28] 28. One useful polymeric dielectric materials useful for the invention includes a nanoporous silica alkoxysilane polymer formed from an alkoxysilane monomer which has the formula:
    [29] 29. wherein at least 2 of the R groups are independently C1 to C4 alkoxy groups and the balance, if any, are independently selected from the group consisting of hydrogen, alkyl, phenyl, halogen, substituted phenyl. Preferably each R is methoxy, ethoxy or propoxy. Such are commercially available from AlliedSignal as Nanoglass™. The most preferred alkoxysilane monomer is tetraethoxysilane (TEOS). Also useful are hydrogensiloxanes which have the formula [(HSiO1.5)xOy]n, hydrogensilsesquioxanes which have the formula (HSiO1 5)n, and hydroorganosiloxanes which have the formulae [(HSiO1 5)xOy(RSiO1 5)z]n, [(HSiO1 5)x(RSiO1 5)y]n and [(HSiO1.5)xOy(RSiO1.5)z]n. In each of these polymer formulae, x=about 6 to about 20, y=1 to about 3, z=about 6 to about 20, n=1 to about 4,000, and each R is independently H, C1 to C8 alkyl or C6 to C12 aryl. The weight average molecular weight may range from about 1,000 to about 220,000. In the preferred embodiment n ranges from about 100 to about 800 yielding a molecular weight of from about 5,000 to about 45,000. More preferably, n ranges from about 250 to about 650 yielding a molecular weight of from about 14,000 to about 36,000. Useful polymers within the context of this invention nonexclusively include hydrogensiloxane, hydrogensilsesquioxane, hydrogenmethylsiloxane, hydrogenethylsiloxane, hydrogenpropylsiloxane, hydrogenbutylsiloxane, hydrogentert-butylsiloxane, hydrogenphenylsiloxane, hydrogenmethylsilsesquioxane, hydrogenethylsilsesquioxane, hydrogenpropylsilsesquioxane, hydrogenbutylsilsesquioxane, hydrogentert-butylsilsesquioxane and hydrogenphenylsilsesquioxane and mixtures thereof. Useful organic polymers include polyimides, fluorinated and nonfluorinated polymers, in particular fluorinated and nonfluorinated poly(arylethers) available under the tradename FLARE™ from AlliedSignal Inc., and copolymer mixtures thereof. The hydroorganosiloxanes, poly(arylene ethers), fluorinated poly(arylene ethers) and mixtures thereof are preferred. Suitable poly(arylene ethers) or fluorinated poly(arylene ethers) are known in the art from U.S. Pat. Nos. 5,155,175; 5,114,780 and 5,115,082. Preferred poly(arylene ethers) and fluorinated poly(arylene ethers) are disclosed in U.S. patent application Ser. No. 08/990,157 filed Dec. 12, 1997 which is incorporated herein by reference. Preferred siloxane materials suitable for use in this invention are commercially available from AlliedSignal Inc. under the tradename Accuglass® T-11, T-12 and T-14. Also useful are methylated siloxane polymers available from AlliedSignal Inc. under the tradenames Purespin™ and Accuspin® T18, T23 and T24.
    [30] 30. Preferred silicon containing dielectric resins include polymers having a formula selected from the group consisting of [(HSiO1.5)xOy]n,(HSiO1.5)n, [(HSiO1.5)xOy(RSiO1.5)z]n, [(HSiO1.5)x(RSiO1.5)y]n and [(HSiO1.5)xOy(RSiO1.5)z]n wherein x=about 6 to about 20, y=1 to about 3, z=about 6 to about 20, n=1 to about 4,000, and each R is independently H, C1 to C8 alkyl or C6 to C12 aryl which are disclosed in U.S. patent application Ser. No. 08/955,802 filed Oct. 22, 1997 and which is incorporated herein by reference. Also preferred are certain low organic content silicon containing polymers such as those having the formula I:
    [31] 31.  [H—SiO1 5]x[R—SiO1.5]y[SiO2]z,
    [32] 32.
    [33] 33. wherein the sum of n and m, or the sum or x, y and z is from about 8 to about 5000, and m and y are selected such that carbon containing substituents are present in an amount of less than about 40 Mole percent. Polymers having the structure I are of low organic content where the carbon containing substituents are present in an amount of less than about 40 mole percent. These polymers are described more fully in U.S. patent application Ser. No. 09/044,831, filed Mar. 20, 1998, which is incorporated herein by reference. Also preferred are certain low organic content silicon containing polymers such as those having the formula II:
    [34] 34. wherein the sum of n and m is from about 8 to about 5000 and m is selected such that the carbon containing substituent is present in an amount of from about 40 Mole percent or greater; and
    [35] 35. wherein the sum of x, y and z is from about 8 to about 5000 and y is selected such that the carbon containing substituent is present in an amount of about 40 Mole % or greater; and wherein R is selected from substituted and unsubstituted straight chain and branched alkyl groups, cycloalkyl groups, substituted and unsubstituted aryl groups, and mixtures thereof. The specific mole percent of carbon containing substituents is a function of the ratio of the amounts of starting materials. Polymers having the structure II which are of high organic content where the carbon containing substituents are present in an amount of about 40 mole percent or more. These polymers are described more fully in U.S. patent application Ser. No. 09/044,798, filed Mar. 20, 1998, which is incorporated herein by reference.
    [36] 36. The dielectric polymer may be present in the dielectric composition in a pure or neat state (not mixed with any solvents) or it may be present in a solution where it is mixed with solvents. Preferably the dielectric polymer is dispersed in a suitable compatible solvent and applied onto a substrate. Suitable solvent compositions include those which have a boiling point of about 120° C. or less, preferably about 100° C. or less. Suitable solvents nonexclusively include methanol, ethanol, n-propanol, isopropanol, n-butanol; aprotic solvents such as cyclic ketones including cyclopentanone, cyclohexanone and cyclooctanone; cyclic amides such as N-alkylpyrrolidinone wherein the alkyl group has from 1 to about 4 carbon atoms, and N-cyclohexyl-pyrrolidinone, and mixtures thereof. Other relatively high volatility solvent compositions which are compatible with the other ingredients can be readily determined by those skilled in the art. When solvents are present, the polymer is preferably present in an amount of from about 1% to about 50% by weight of the polymer, more preferably from about 3% to about 20%. The solvent component is preferably present in an amount of from about 50% to about 99% by weight of the dielectric composition, more preferably from about 80% to about 97%.
    [37] 37. Once formed, the dielectric composition is deposited onto a substrate to thereby form a dielectric polymer layer on the substrate. Deposition may be conducted via conventional spin-coating, dip coating, roller coating, spraying, chemical vapor deposition methods, or meniscus coating methods which are well-known in the art. Spin coating is most preferred. The thickness of the polymer layer on the substrate may vary depending on the deposition procedure and parameter setup, but typically the thickness may range from about 500 Å to about 50,000 Å, and preferably from about 2000 Å to about 12000 Å. The amount of dielectric composition applied to the substrate may vary from about 1 ml to about 10 ml, and preferably from about 2 ml to about 8 ml. In the preferred embodiment, the liquid dielectric composition is spun onto the upper surface the substrate according to known spin techniques. Preferably, the polymer layer is applied by centrally applying the liquid dielectric composition to the substrate and then spinning the substrate on a rotating wheel at speeds ranging from about 500 to about 6000 rpm, preferably from about 1500 to about 4000 rpm, for about 5 to about 60 seconds, preferably from about 10 to about 30 seconds, in order to spread the solution evenly across the substrate surface. The polymer layer preferably has a density of from about 1 g/cm3 to about 3 g/cm3.
    [38] 38. In an optional but preferred step, the treated wafer substrate is then heated for a time and at a temperature sufficient to evaporate the solvents from the film or to cure the film. This may be conducted, for example by a hot plate heat treatment at a temperature of from about 170° C. to about 320° C. for about 10 seconds to about 5 minutes, preferably for from about 30 seconds to about 60 minutes. This is preferably done on a hot plate but may also be done in an oven. The heat treatment of the film crosslinks, solidifies and partially planarizes the layer. After the coating is heated, the thickness of the resulting film ranges from about 500 Å to about 50,000 Å, preferably from about 500 Å to about 20,000 Å, and most preferably from about 1,000 Å to about 12,000 Å. The polymer layer may also optionally be cured by exposure to actinic light, such as UV light, to increase its molecular weight. The amount of exposure may range from about 100 mJ/cm2 to about 300 mJ/cm2.
    [39] 39. The film may also be cured by exposing the surface of the substrate to a flux of electrons. Whether the film is cured by electron beam exposure or is cured by other means such as heating or exposure to UV light, the surface of the dielectric film is exposed to sufficient electron beam exposure to remove substantially all moisture and contaminants from the surface of the dielectric layer.
    [40] 40. Such a treatment is performed by placing the substrate inside the chamber of a large area electron beam exposure system, such as that described in U.S. Pat. No. 5,003,178 to Livesay, the disclosure of which is incorporated herein by reference. This apparatus exposes the entire substrate to a flood electron beam flux all at once. The period of electron beam exposure will be dependent on the strength of the beam dosage, the electron beam energy applied to the substrate and the beam current density. One of ordinary skill in the art can readily optimize the conditions of exposure. Preferably the electron beam exposure is done at a vacuum in the range of from about 10−5 to about 102 torr, and with a substrate temperature in the range of from about 25° C. to about 1050° C. When the electron beam is used both for dielectric curing and surface treatment, energy will fall into the range of from about 0.5 to about 30 KeV, preferably from about 1 to about 15 KeV and more preferably from about 1 to about 8 KeV.
    [41] 41. When the electron beam is used both for dielectric curing and surface treatment, the electron beam dose will fall into the range of from about 1 to about 100,000 μC/cm2, preferably from about 100 to about 10,000 μC/cm2, and more preferably from about 1 to about 8,000 μC/cm2. The dose and energy selected will be proportional to the thickness of the films to be processed. When the electron beam is used as a dielectric surface treatment, energy and doses will fall into the ranges of about 0.5 to about 3 KeV and about 100 to about 5,000 μC/cm2, respectively. The appropriate doses and energies may easily be determined by those skilled in the art for the case at hand. With the surface treatment, the electron beam is concentrated at a distance within about 1000 Å from the surface of the dielectric layer. The electron beam irradiation conditions are sufficient to remove substantially all moisture, hydrocarbons, organic solvents and particles on the surface of the dielectric layer and at a depth of up to about 1000 Å from the surface. Generally the exposure will range from about 0.5 minute to about 120 minutes, and preferably from about 1 minute to about 60 minutes. The dielectric coated substrate may be exposed to electron beams in any chamber having a means for providing electron beam radiation to substrates placed therein. The dielectric is preferably subjected to an electron beam radiation from a uniform large-area electron beam source under conditions sufficient to anneal the dielectric film. Preferably the exposure is conducted with an electron beam which covers an area of from about 4 square inches to about 256 square inches. The gaseous ambient in the electron beam system chamber may be nitrogen, hydrogen, argon, oxygen, or any combinations of these gases.
    [42] 42. The treated dielectric surface is now conditioned for the reception of a chemical vapor deposited material such as a metal, oxide, nitride or oxynitride layer to the surface of the dielectric layer. Chemical vapor deposition processes are well known to those skilled in the art and chemical vapor deposition reactors are widely commercially available. One suitable reactor is model SK-23-6-93 commercially available from Vactronic Equipment Labs of Bohemia, N.Y. The surface of the dielectric is applied with a material such as silicon nitride, titanium nitride, tantalum nitride, tantalum oxynitride, tungsten oxynitride, silicon oxynitride and blends thereof. The oxide nitride or oxynitride layer is typically deposited over the dielectric on the substrate to a thickness of from about 200 to about 6,000 Å.
    [43] 43. Preferably the overall process of electron beam surface treatment and chemical vapor deposition is within a cluster tool having an electron beam irradiation chamber, a chemical vapor deposition chamber, and means for transferring the substrate from the electron beam irradiation chamber to the chemical vapor deposition chamber. The electron beam irradiation chamber, the chemical vapor deposition and the transferring from the electron beam irradiation chamber to the chemical vapor deposition chamber are conducted while continuously maintaining vacuum conditions. Such a cluster tool is described in U.S. patent application Ser. No. 09/272,869, filed Mar. 19, 1999 which is incorporated herein by reference. Wafers are continuously maintained in an isolated environment at a constant vacuum pressure level, and transferred into and out of an external atmospheric pressure environment through one or more access ports or load-locks. In a typical system, a cassette or carrier with a series of wafers is placed at an interface port of the cluster tool and latches release the port door. A manipulator robot picks up the cassette or individual wafers and directs them to desired processing stations within the equipment. After processing, the reverse operation takes place. Such a wafer processing technique essentially eliminates contaminates since treatment takes place after the wafers are sealed in the internal vacuum environment, and they are not removed prior to completion of processing. The configuration achieves a significant improvement over the conventional handling of open cassettes inside a clean room. In addition, since the vacuum is not broken from step to step, the use of cluster tools increases process productivity. The use of a cluster tool significantly aids semiconductor processing throughput. As a result, electron beam surface treatment and chemical vapor deposition can be done directly within a cluster tool without breaking vacuum or removal from the cluster tool.
    [44] 44. The following nonlimiting examples serve to illustrate the invention. EXAMPLE 1
    [45] 45. A thin film of poly(arylene ether) polymer having a molecular weight of 35,000 is formed on a 4″ silicon wafer using a conventional spin-coating technique. After spin-coating, the film is subjected to a hot-plate bake at a temperature of 150° C. for 2 min. The film thickness after the spinning and baking processes is in the range of 8000 to 10000 Å. Thermal curing is carried out at 425° C. for one hour in a horizontal furnace with N2 flow at atmospheric pressure. Electron beam exposure is conducted in an ElectronCure™ 30 chamber incorporating a large area electron source and quartz lamps for heating the wafer. The cold-cathode source produces a large area electron beam (over 200 mm in diameter) having a substantially uniform emission over its entire surface. Electron emission is controlled by the low bias voltage applied to the anode grid. The electron beam penetration depth is about 1000 Å. Electron beam exposure was conducted at a temperature of 200° C. and in an argon atmosphere (10-30 milliTorr). The surface of the polymer is then coated with a layer of silicon nitride by chemical vapor deposition. The silicon nitride layer shows good adhesion to the surface of the dielectric polymer layer. EXAMPLE 2
    [46] 46. A thin film of a siloxane polymer commercially available from AlliedSignal Inc. under the tradename Accuglass® T-11 is formed on a 4″ silicon wafer using a conventional spin-coating technique. After spin-coating, the film is subjected to a hot-plate bake at a temperature of 150° C. for 2 min. The film thickness after the spinning and baking processes is about 4000 Å. Thermal curing is carried out at 425° C. for one hour in a horizontal furnace with N2 flow at atmospheric pressure. The polymer is subjected to an electron beam exposure in an ElectronCure™ 30 chamber incorporating a large area electron source and quartz lamps for heating the wafer. The cold-cathode gas source produces a large area electron beam (over 200 mm in diameter) having a substantially uniform emission over its entire surface. Electron emission is controlled by the low bias voltage applied to the anode grid. The electron beam penetration depth is about 1000 Å. Electron beam exposure was conducted at a temperature of 200° C. and in an argon atmosphere (10-30 milliTorr). The surface of the polymer is then coated with a layer of silicon oxide by chemical vapor deposition. The silicon nitride layer shows good adhesion to the surface of the dielectric polymer layer. EXAMPLE 3
    [47] 47. A thin film of poly(arylene ether) dielectric polymer having a molecular weight of 35,000 is formed on a 4″ silicon wafer using a conventional spin-coating technique. After spin-coating, the film is subjected to a hot-plate bake at a temperature of 150° C. for 2 min. The film thickness after the spinning and baking processes is in the range of 8000 to 10000 Å. Thermal curing is carried out at 425° C. for one hour in a horizontal furnace with N2 flow at atmospheric pressure.
    [48] 48. The dielectric coated wafer is then inserted into a cluster tool having an interconnected electron beam exposure module and a chemical vapor deposition module. A vacuum is applied through the entire tool including the electron beam exposure module, the chemical vapor deposition module and a transport zone between the modules. The wafer is transported to the electron beam exposure module where it is exposed to electron beam radiation using a large area electron source while being heated. The cold-cathode source produces a large area electron beam (over 200 mm in diameter) having a substantially uniform emission over its entire surface. Electron emission is controlled by the low bias voltage applied to the anode grid. The electron beam penetration depth is about 1000 Å. Electron beam exposure was conducted at a temperature of 200° C. and in an argon atmosphere (10-30 milliTorr). Without breaking the vacuum, the treated wafer is transported to the chemical vapor deposition module where the surface of the dielectric polymer is then applied with a layer of silicon nitride by chemical vapor deposition. After removal from the tool, the silicon nitride layer shows good adhesion to the surface of the dielectric polymer layer.
    [49] 49. While the present invention has been particularly shown and described with reference to preferred embodiments, it will be readily appreciated by those of ordinary skill in the art that various changes and modifications may be made without departing from the spirit and scope of the invention. In particular, while the foregoing examples have employed certain dielectric materials, these are only exemplary and many others could be used as well such as silicon containing polymers including alkoxysilane polymers, silsesquioxane polymers, siloxane polymers; poly(arylene ethers), fluorinated poly(arylene ethers), other polymeric dielectric materials, nanoporous silicas or mixtures thereof. It is intended that the claims be to interpreted to cover the disclosed embodiments, those alternatives which have been discussed above and all equivalents thereto.
    权利要求:
    Claims (29)
    [1" id="US-20010000415-A1-CLM-00001] 1. A process for treating a dielectric layer on a substrate which comprises
    (a) heating a surface of the dielectric layer and exposing the dielectric layer to electron beam irradiation under vacuum conditions, for a sufficient time, temperature, electron beam energy and electron beam dose to remove substantially all moisture and/or contaminants from the surface of the dielectric layer; and
    (b) chemical vapor depositing a chemical vapor deposit material onto the surface of the dielectric layer while maintaining said vacuum conditions.
    [2" id="US-20010000415-A1-CLM-00002] 2. The process of
    claim 1 wherein the chemical vapor deposit material comprises a metal, an oxide, a nitride or an oxynitride.
    [3" id="US-20010000415-A1-CLM-00003] 3. The process of
    claim 1 wherein the dielectric layer is organic.
    [4" id="US-20010000415-A1-CLM-00004] 4. The process of
    claim 1 wherein the dielectric layer is inorganic.
    [5" id="US-20010000415-A1-CLM-00005] 5. The process of
    claim 1 wherein the dielectric layer comprises a silicon containing polymer, an alkoxysilane polymer, a silsesquioxane polymer, a siloxane polymer, a poly(arylene ether), a fluorinated poly(arylene ether), a nanoporous silica or combinations thereof.
    [6" id="US-20010000415-A1-CLM-00006] 6. The process of
    claim 1 wherein the surface of the dielectric is applied with a material selected from the group consisting of silicon dioxide, silicon nitride, titanium nitride, tantalum nitride, tantalum oxynitride, tungsten oxynitride and silicon oxynitride.
    [7" id="US-20010000415-A1-CLM-00007] 7. The process of
    claim 1 wherein the substrate comprises a semiconductor material.
    [8" id="US-20010000415-A1-CLM-00008] 8. The process of
    claim 1 wherein the substrate comprises a material selected from the group consisting of gallium arsenide, germanium, silicon, silicon germanium, lithium niobate, crystalline silicon, polysilicon, amorphous silicon, epitaxial silicon, silicon dioxide and mixtures thereof.
    [9" id="US-20010000415-A1-CLM-00009] 9. The process of
    claim 1 wherein the heating is conducted at a temperature of from about 80° C. to about 500° C. for from about 1 to about 6 minutes.
    [10" id="US-20010000415-A1-CLM-00010] 10. The process of
    claim 1 wherein the electron beam exposing step is conducted at an energy level ranging from about 0.5 to about 30 KeV.
    [11" id="US-20010000415-A1-CLM-00011] 11. The process of
    claim 1 wherein the electron beam exposing step is conducted at an energy level ranging from about 0.5 to about 3 KeV.
    [12" id="US-20010000415-A1-CLM-00012] 12. The process of
    claim 1 wherein the electron beam exposing step is conducted at an electron dose ranging from about 50 to about 50,000 μC/cm2.
    [13" id="US-20010000415-A1-CLM-00013] 13. The process of
    claim 1 wherein the electron beam exposing step is conducted by overall exposing the dielectric layer with a wide, large beam of electron beam radiation from a large-area electron beam source.
    [14" id="US-20010000415-A1-CLM-00014] 14. The process of
    claim 1 wherein the electron beam exposing step is conducted by overall exposing the dielectric layer with a wide, large beam of electron beam radiation from a uniform large-area electron beam source which covers an area of from about 4 square inches to about 256 square inches.
    [15" id="US-20010000415-A1-CLM-00015] 15. The process of
    claim 1 wherein the electron beam is concentrated at a distance within about 1000 Å from the surface of the dielectric layer.
    [16" id="US-20010000415-A1-CLM-00016] 16. The process of
    claim 1 wherein the electron beam irradiation is conducted at conditions sufficient to remove substantially all moisture, hydrocarbons, organic solvents and particles on the surface of the dielectric layer and at a depth of up to about 1000 Å from the surface.
    [17" id="US-20010000415-A1-CLM-00017] 17. The process of
    claim 1 which is conducted within a tool having an electron beam irradiation chamber, a chemical vapor deposition chamber, and means for transferring the substrate from the electron beam irradiation chamber to the chemical vapor deposition chamber and wherein the electron beam irradiation chamber, the chemical vapor deposition and the transferring from the electron beam irradiation chamber to the chemical vapor deposition chamber are conducted while continuously maintaining vacuum conditions.
    [18" id="US-20010000415-A1-CLM-00018] 18. The treated substrate produced according to the process of
    claim 1 .
    [19" id="US-20010000415-A1-CLM-00019] 19. A process for producing a support for a microelectronic device which comprises:
    (a) applying a dielectric layer onto a substrate;
    (b) curing the dielectric layer;
    (c) heating a surface of the dielectric layer and exposing the dielectric layer to electron beam irradiation under vacuum conditions, for a sufficient time, temperature, electron beam energy and electron beam dose to remove substantially all moisture and/or contaminants from the surface of the dielectric layer; and
    (d) chemical vapor depositingchemical vapor deposit material onto the surface of the dielectric layer while maintaining said vacuum conditions.
    [20" id="US-20010000415-A1-CLM-00020] 20. The process of
    claim 19 wherein step (b) is conducted such that the dielectric layer is cured with one or more treatments selected from the group consisting is ultraviolet radiation, electron beam radiation and heating under conditions sufficient to cure the dielectric layer.
    [21" id="US-20010000415-A1-CLM-00021] 21. The process of
    claim 19 wherein the dielectric layer is applied onto the substrate by coating a liquid dielectric precursor composition onto the substrate.
    [22" id="US-20010000415-A1-CLM-00022] 22. The process of
    claim 19 wherein the dielectric is cured by heating the dielectric layer and/or exposing the dielectric layer to electron beam irradiation, under conditions sufficient to cure the dielectric layer.
    [23" id="US-20010000415-A1-CLM-00023] 23. The process of
    claim 19 wherein the electron beam irradiation is conducted at conditions sufficient to remove substantially all moisture, hydrocarbons, organic solvents and particles on the surface of the dielectric layer and at a depth of up to about 1000 Å from the surface.
    [24" id="US-20010000415-A1-CLM-00024] 24. The process of
    claim 19 which is conducted within a tool having an electron beam irradiation chamber, a chemical vapor deposition chamber, and means for transferring the substrate from the electron beam irradiation chamber to the chemical vapor deposition chamber and wherein the electron beam irradiation chamber, the chemical vapor deposition and the transferring from the an electron beam irradiation chamber to the chemical vapor deposition chamber are conducted while continuously maintaining vacuum conditions.
    [25" id="US-20010000415-A1-CLM-00025] 25. The support produced according to the process of
    claim 19 .
    [26" id="US-20010000415-A1-CLM-00026] 26. A support for a microelectronic device which comprises:
    (a) a substrate;
    (b) a cured dielectric layer on the substrate, the surface of which dielectric layer has been exposed to sufficient electron beam radiation to render the dielectric layer surface substantially devoid of moisture and contaminants; and
    (c) a chemical vapor deposited chemical vapor deposit material on the surface of the dielectric layer.
    [27" id="US-20010000415-A1-CLM-00027] 27. The support of
    claim 26 wherein the electron beam irradiated dielectric layer surface is substantially devoid of all moisture, hydrocarbons, organic solvents and particles on the surface of the dielectric layer and at a depth of up to about 1000 Å from the surface.
    [28" id="US-20010000415-A1-CLM-00028] 28. A microelectronic device which comprises:
    (a) a substrate;
    (b) a cured dielectric layer on the substrate, the surface of which dielectric layer has been exposed to sufficient electron beam radiation to render the dielectric layer surface substantially devoid of moisture and contaminants;
    (c) a chemical vapor deposited chemical vapor deposit material layer on the surface of the dielectric layer; and
    (d) a pattern of conductive lines on the chemical vapor deposit material layer.
    [29" id="US-20010000415-A1-CLM-00029] 29. The microelectronic device of
    claim 28 wherein the electron beam irradiated dielectric layer surface is substantially devoid of all moisture, hydrocarbons, organic solvents and particles on the surface of the dielectric layer and at a depth of up to about 1000 Å from the surface.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6204201B1|2001-03-20|Method of processing films prior to chemical vapor deposition using electron beam processing
    US6582777B1|2003-06-24|Electron beam modification of CVD deposited low dielectric constant materials
    US6177143B1|2001-01-23|Electron beam treatment of siloxane resins
    US6503840B2|2003-01-07|Process for forming metal-filled openings in low dielectric constant dielectric material while inhibiting via poisoning
    US6372666B1|2002-04-16|Process for producing dielectric thin films
    US6271146B1|2001-08-07|Electron beam treatment of fluorinated silicate glass
    US6080526A|2000-06-27|Integration of low-k polymers into interlevel dielectrics using controlled electron-beam radiation
    CN1165986C|2004-09-08|Fabrication method for sell aligned Cu diffusion barrier in integrated circuit
    KR100213693B1|1999-08-02|Multi-level interconnection cmos devices with sog
    US20050042860A1|2005-02-24|Method for eliminating reaction between photoresist and OSG
    US6562700B1|2003-05-13|Process for removal of resist mask over low k carbon-doped silicon oxide dielectric material of an integrated circuit structure, and removal of residues from via etch and resist mask removal
    WO1999036953A1|1999-07-22|Nanoporous silica dielectric films modified by electron beam exposure and having low dielectric constant and low water content
    US6071807A|2000-06-06|Fabrication method of semiconductor device including insulation film with decomposed organic content
    JPH09502301A|1997-03-04|Method for processing semiconductor wafer
    US20040266216A1|2004-12-30|Method for improving uniformity in deposited low k dielectric material
    EP0434045B1|1996-03-13|Method of forming conductive material selectively
    US6489030B1|2002-12-03|Low dielectric constant films used as copper diffusion barrier
    EP1197999B1|2010-02-17|Method of forming low-dielectric-constant film, and semiconductor substrate with low-dielectric-constant film
    WO2015116350A1|2015-08-06|Low temperature cure modulus enhancement
    US6831015B1|2004-12-14|Fabrication method of semiconductor device and abrasive liquid used therein
    US6690084B1|2004-02-10|Semiconductor device including insulation film and fabrication method thereof
    US20030087534A1|2003-05-08|Surface modification for barrier to ionic penetration
    US20030143847A1|2003-07-31|Method of forming low dielectric constant insulating layer and method of manufacturing semiconductor device
    JPH1092816A|1998-04-10|Manufacture of semiconductor device
    同族专利:
    公开号 | 公开日
    US6548899B2|2003-04-15|
    JP2003502845A|2003-01-21|
    AU5331700A|2001-01-02|
    WO2000077275A1|2000-12-21|
    US6204201B1|2001-03-20|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20050042388A1|2002-12-04|2005-02-24|Kazuyuki Mitsuoka|Method of processing an organic-film|US4222792A|1979-09-10|1980-09-16|International Business Machines Corporation|Planar deep oxide isolation process utilizing resin glass and E-beam exposure|
    US4944836A|1985-10-28|1990-07-31|International Business Machines Corporation|Chem-mech polishing method for producing coplanar metal/insulator films on a substrate|
    JPS63164391A|1986-12-26|1988-07-07|Showa Denko Kk|Printed wiring board|
    JPH05238880A|1992-02-28|1993-09-17|Fujitsu Ltd|Method for epitaxial growth|
    US5468595A|1993-01-29|1995-11-21|Electron Vision Corporation|Method for three-dimensional control of solubility properties of resist layers|
    US5376586A|1993-05-19|1994-12-27|Fujitsu Limited|Method of curing thin films of organic dielectric material|
    JP3272531B2|1994-03-15|2002-04-08|富士通株式会社|Method for manufacturing compound semiconductor device|
    JPH07273039A|1994-03-29|1995-10-20|Hitachi Ltd|Method and mechanism for cleaning film formation apparatus of dust|
    WO1996036070A2|1995-05-08|1996-11-14|Allied Signal Inc.|Method for curing spin-on-glass film utilizing electron beam radiation|
    US6652922B1|1995-06-15|2003-11-25|Alliedsignal Inc.|Electron-beam processed films for microelectronics structures|
    US5952243A|1995-06-26|1999-09-14|Alliedsignal Inc.|Removal rate behavior of spin-on dielectrics with chemical mechanical polish|
    KR100238252B1|1996-09-13|2000-01-15|윤종용|Method for curing sog layer|
    US5801094A|1997-02-28|1998-09-01|United Microelectronics Corporation|Dual damascene process|
    US6080526A|1997-03-24|2000-06-27|Alliedsignal Inc.|Integration of low-k polymers into interlevel dielectrics using controlled electron-beam radiation|
    KR19990030660A|1997-10-02|1999-05-06|윤종용|Method of forming interlayer insulating film of semiconductor device using electron beam|
    US6207555B1|1999-03-17|2001-03-27|Electron Vision Corporation|Electron beam process during dual damascene processing|
    US6204201B1|1999-06-11|2001-03-20|Electron Vision Corporation|Method of processing films prior to chemical vapor deposition using electron beam processing|US6303523B2|1998-02-11|2001-10-16|Applied Materials, Inc.|Plasma processes for depositing low dielectric constant films|
    US6660656B2|1998-02-11|2003-12-09|Applied Materials Inc.|Plasma processes for depositing low dielectric constant films|
    US6789191B1|1999-05-25|2004-09-07|Silverbrook Research Pty Ltd|Interactive device network registration protocol|
    US6204201B1|1999-06-11|2001-03-20|Electron Vision Corporation|Method of processing films prior to chemical vapor deposition using electron beam processing|
    US6589889B2|1999-09-09|2003-07-08|Alliedsignal Inc.|Contact planarization using nanoporous silica materials|
    US20040033371A1|2002-05-16|2004-02-19|Hacker Nigel P.|Deposition of organosilsesquioxane films|
    US20030104225A1|2000-02-01|2003-06-05|Jsr Corporation|Process for producing silica-based film, silica-based film, insulating film, and semiconductor device|
    US6902771B2|2000-02-01|2005-06-07|Jsr Corporation|Process for producing silica-based film, silica-based film, insulating film, and semiconductor device|
    US20030157340A1|2000-02-01|2003-08-21|Jsr Corporation|Process for producing silica-based film, silica-based film, insulating film, and semiconductor device|
    US7026053B2|2001-01-29|2006-04-11|Jsr Corporation|Process for producing silica-based film, silica-based film, insulating film, and semiconductor device|
    US6582777B1|2000-02-17|2003-06-24|Applied Materials Inc.|Electron beam modification of CVD deposited low dielectric constant materials|
    US6647995B1|2001-06-27|2003-11-18|Advanced Micro Devices, Inc.|Method and system for eliminating post etch residues|
    US6605549B2|2001-09-29|2003-08-12|Intel Corporation|Method for improving nucleation and adhesion of CVD and ALD films deposited onto low-dielectric-constant dielectrics|
    US6838393B2|2001-12-14|2005-01-04|Applied Materials, Inc.|Method for producing semiconductor including forming a layer containing at least silicon carbide and forming a second layer containing at least silicon oxygen carbide|
    US6890850B2|2001-12-14|2005-05-10|Applied Materials, Inc.|Method of depositing dielectric materials in damascene applications|
    US7091137B2|2001-12-14|2006-08-15|Applied Materials|Bi-layer approach for a hermetic low dielectric constant layer for barrier applications|
    US20030211244A1|2002-04-11|2003-11-13|Applied Materials, Inc.|Reacting an organosilicon compound with an oxidizing gas to form an ultra low k dielectric|
    US6815373B2|2002-04-16|2004-11-09|Applied Materials Inc.|Use of cyclic siloxanes for hardness improvement of low k dielectric films|
    US9061317B2|2002-04-17|2015-06-23|Air Products And Chemicals, Inc.|Porogens, porogenated precursors and methods for using the same to provide porous organosilica glass films with low dielectric constants|
    US20080268177A1|2002-05-17|2008-10-30|Air Products And Chemicals, Inc.|Porogens, Porogenated Precursors and Methods for Using the Same to Provide Porous Organosilica Glass Films with Low Dielectric Constants|
    US7384471B2|2002-04-17|2008-06-10|Air Products And Chemicals, Inc.|Porogens, porogenated precursors and methods for using the same to provide porous organosilica glass films with low dielectric constants|
    US8951342B2|2002-04-17|2015-02-10|Air Products And Chemicals, Inc.|Methods for using porogens for low k porous organosilica glass films|
    US20040266123A1|2002-05-08|2004-12-30|Applied Materials, Inc.|Electron beam treatment of SixNy films|
    US7060330B2|2002-05-08|2006-06-13|Applied Materials, Inc.|Method for forming ultra low k films using electron beam|
    US6936551B2|2002-05-08|2005-08-30|Applied Materials Inc.|Methods and apparatus for E-beam treatment used to fabricate integrated circuit devices|
    US7056560B2|2002-05-08|2006-06-06|Applies Materials Inc.|Ultra low dielectric materials based on hybrid system of linear silicon precursor and organic porogen by plasma-enhanced chemical vapor deposition |
    US7749563B2|2002-10-07|2010-07-06|Applied Materials, Inc.|Two-layer film for next generation damascene barrier application with good oxidation resistance|
    US7404990B2|2002-11-14|2008-07-29|Air Products And Chemicals, Inc.|Non-thermal process for forming porous low dielectric constant films|
    US20040101632A1|2002-11-22|2004-05-27|Applied Materials, Inc.|Method for curing low dielectric constant film by electron beam|
    US6790788B2|2003-01-13|2004-09-14|Applied Materials Inc.|Method of improving stability in low k barrier layers|
    US6897163B2|2003-01-31|2005-05-24|Applied Materials, Inc.|Method for depositing a low dielectric constant film|
    TWI240959B|2003-03-04|2005-10-01|Air Prod & Chem|Mechanical enhancement of dense and porous organosilicate materials by UV exposure|
    US20050260420A1|2003-04-01|2005-11-24|Collins Martha J|Low dielectric materials and methods for making same|
    US8137764B2|2003-05-29|2012-03-20|Air Products And Chemicals, Inc.|Mechanical enhancer additives for low dielectric films|
    US20040253378A1|2003-06-12|2004-12-16|Applied Materials, Inc.|Stress reduction of SIOC low k film by addition of alkylenes to OMCTS based processes|
    US20050037153A1|2003-08-14|2005-02-17|Applied Materials, Inc.|Stress reduction of sioc low k films|
    US20050062164A1|2003-09-23|2005-03-24|Taiwan Semiconductor Manufacturing Co., Ltd.|Method for improving time dependent dielectric breakdown lifetimes|
    US20080038527A1|2004-05-11|2008-02-14|Jsr Corporation|Method for Forming Organic Silica Film, Organic Silica Film, Wiring Structure, Semiconductor Device, and Composition for Film Formation|
    US7030041B2|2004-03-15|2006-04-18|Applied Materials Inc.|Adhesion improvement for low k dielectrics|
    US20050214457A1|2004-03-29|2005-09-29|Applied Materials, Inc.|Deposition of low dielectric constant films by N2O addition|
    US20050224722A1|2004-03-30|2005-10-13|Applied Materials, Inc.|Method and apparatus for reducing charge density on a dielectric coated substrate after exposure to large area electron beam|
    US7611996B2|2004-03-31|2009-11-03|Applied Materials, Inc.|Multi-stage curing of low K nano-porous films|
    US7547643B2|2004-03-31|2009-06-16|Applied Materials, Inc.|Techniques promoting adhesion of porous low K film to underlying barrier layer|
    US20050227502A1|2004-04-12|2005-10-13|Applied Materials, Inc.|Method for forming an ultra low dielectric film by forming an organosilicon matrix and large porogens as a template for increased porosity|
    US20050233555A1|2004-04-19|2005-10-20|Nagarajan Rajagopalan|Adhesion improvement for low k dielectrics to conductive materials|
    US7229911B2|2004-04-19|2007-06-12|Applied Materials, Inc.|Adhesion improvement for low k dielectrics to conductive materials|
    US7018941B2|2004-04-21|2006-03-28|Applied Materials, Inc.|Post treatment of low k dielectric films|
    JP5110239B2|2004-05-11|2012-12-26|Ｊｓｒ株式会社|Method for forming organic silica film, composition for film formation|
    US7229041B2|2004-06-30|2007-06-12|Ohio Central Steel Company|Lifting lid crusher|
    EP1615260A3|2004-07-09|2009-09-16|JSR Corporation|Organic silicon-oxide-based film, composition and method for forming the same, and semiconductor device|
    US7288205B2|2004-07-09|2007-10-30|Applied Materials, Inc.|Hermetic low dielectric constant layer for barrier applications|
    JP4355939B2|2004-07-23|2009-11-04|Ｊｓｒ株式会社|Composition for forming insulating film of semiconductor device and method for forming silica-based film|
    US7422776B2|2004-08-24|2008-09-09|Applied Materials, Inc.|Low temperature process to produce low-K dielectrics with low stress by plasma-enhanced chemical vapor deposition |
    US7332445B2|2004-09-28|2008-02-19|Air Products And Chemicals, Inc.|Porous low dielectric constant compositions and methods for making and using same|
    US20060105106A1|2004-11-16|2006-05-18|Applied Materials, Inc.|Tensile and compressive stressed materials for semiconductors|
    US20060183055A1|2005-02-15|2006-08-17|O'neill Mark L|Method for defining a feature on a substrate|
    US20060228889A1|2005-03-31|2006-10-12|Edelberg Erik A|Methods of removing resist from substrates in resist stripping chambers|
    US7247582B2|2005-05-23|2007-07-24|Applied Materials, Inc.|Deposition of tensile and compressive stressed materials|
    US7544603B2|2005-09-22|2009-06-09|United Microelectronics Corp.|Method of fabricating silicon nitride layer and method of fabricating semiconductor device|
    US20070134435A1|2005-12-13|2007-06-14|Ahn Sang H|Method to improve the ashing/wet etch damage resistance and integration stability of low dielectric constant films|
    EP1981074B1|2006-02-02|2011-06-22|JSR Corporation|Organic silica film and method for forming same, composition for forming insulating film of semiconductor device and method for producing same, wiring structure and semiconductor device|
    US7601651B2|2006-03-31|2009-10-13|Applied Materials, Inc.|Method to improve the step coverage and pattern loading for dielectric films|
    US7780865B2|2006-03-31|2010-08-24|Applied Materials, Inc.|Method to improve the step coverage and pattern loading for dielectric films|
    US20070287301A1|2006-03-31|2007-12-13|Huiwen Xu|Method to minimize wet etch undercuts and provide pore sealing of extreme low kdielectrics|
    US8399349B2|2006-04-18|2013-03-19|Air Products And Chemicals, Inc.|Materials and methods of forming controlled void|
    US7825038B2|2006-05-30|2010-11-02|Applied Materials, Inc.|Chemical vapor deposition of high quality flow-like silicon dioxide using a silicon containing precursor and atomic oxygen|
    US7902080B2|2006-05-30|2011-03-08|Applied Materials, Inc.|Deposition-plasma cure cycle process to enhance film quality of silicon dioxide|
    US8232176B2|2006-06-22|2012-07-31|Applied Materials, Inc.|Dielectric deposition and etch back processes for bottom up gapfill|
    US7297376B1|2006-07-07|2007-11-20|Applied Materials, Inc.|Method to reduce gas-phase reactions in a PECVD process with silicon and organic precursors to deposit defect-free initial layers|
    US7867923B2|2007-10-22|2011-01-11|Applied Materials, Inc.|High quality silicon oxide films by remote plasma CVD from disilane precursors|
    US7943531B2|2007-10-22|2011-05-17|Applied Materials, Inc.|Methods for forming a silicon oxide layer over a substrate|
    US8357435B2|2008-05-09|2013-01-22|Applied Materials, Inc.|Flowable dielectric equipment and processes|
    US20100151206A1|2008-12-11|2010-06-17|Air Products And Chemicals, Inc.|Method for Removal of Carbon From An Organosilicate Material|
    US7935643B2|2009-08-06|2011-05-03|Applied Materials, Inc.|Stress management for tensile films|
    US8741788B2|2009-08-06|2014-06-03|Applied Materials, Inc.|Formation of silicon oxide using non-carbon flowable CVD processes|
    US7989365B2|2009-08-18|2011-08-02|Applied Materials, Inc.|Remote plasma source seasoning|
    US20110136347A1|2009-10-21|2011-06-09|Applied Materials, Inc.|Point-of-use silylamine generation|
    US8449942B2|2009-11-12|2013-05-28|Applied Materials, Inc.|Methods of curing non-carbon flowable CVD films|
    US8980382B2|2009-12-02|2015-03-17|Applied Materials, Inc.|Oxygen-doping for non-carbon radical-component CVD films|
    SG181670A1|2009-12-30|2012-07-30|Applied Materials Inc|Dielectric film growth with radicals produced using flexible nitrogen/hydrogen ratio|
    US8329262B2|2010-01-05|2012-12-11|Applied Materials, Inc.|Dielectric film formation using inert gas excitation|
    US8647992B2|2010-01-06|2014-02-11|Applied Materials, Inc.|Flowable dielectric using oxide liner|
    KR101837648B1|2010-01-07|2018-04-19|어플라이드 머티어리얼스, 인코포레이티드|In­situ ozone cure for radical­component cvd|
    US8563445B2|2010-03-05|2013-10-22|Applied Materials, Inc.|Conformal layers by radical-component CVD|
    US8236708B2|2010-03-09|2012-08-07|Applied Materials, Inc.|Reduced pattern loading using bissilaneas silicon precursor|
    US8563095B2|2010-03-15|2013-10-22|Applied Materials, Inc.|Silicon nitride passivation layer for covering high aspect ratio features|
    US7994019B1|2010-04-01|2011-08-09|Applied Materials, Inc.|Silicon-ozone CVD with reduced pattern loading using incubation period deposition|
    US8476142B2|2010-04-12|2013-07-02|Applied Materials, Inc.|Preferential dielectric gapfill|
    US8524004B2|2010-06-16|2013-09-03|Applied Materials, Inc.|Loadlock batch ozone cure|
    US8318584B2|2010-07-30|2012-11-27|Applied Materials, Inc.|Oxide-rich liner layer for flowable CVD gapfill|
    US9285168B2|2010-10-05|2016-03-15|Applied Materials, Inc.|Module for ozone cure and post-cure moisture treatment|
    US8664127B2|2010-10-15|2014-03-04|Applied Materials, Inc.|Two silicon-containing precursors for gapfill enhancing dielectric liner|
    US10283321B2|2011-01-18|2019-05-07|Applied Materials, Inc.|Semiconductor processing system and methods using capacitively coupled plasma|
    US8450191B2|2011-01-24|2013-05-28|Applied Materials, Inc.|Polysilicon films by HDP-CVD|
    US8716154B2|2011-03-04|2014-05-06|Applied Materials, Inc.|Reduced pattern loading using silicon oxide multi-layers|
    US8445078B2|2011-04-20|2013-05-21|Applied Materials, Inc.|Low temperature silicon oxide conversion|
    US8466073B2|2011-06-03|2013-06-18|Applied Materials, Inc.|Capping layer for reduced outgassing|
    US9404178B2|2011-07-15|2016-08-02|Applied Materials, Inc.|Surface treatment and deposition for reduced outgassing|
    US8617989B2|2011-09-26|2013-12-31|Applied Materials, Inc.|Liner property improvement|
    US8551891B2|2011-10-04|2013-10-08|Applied Materials, Inc.|Remote plasma burn-in|
    US9018108B2|2013-01-25|2015-04-28|Applied Materials, Inc.|Low shrinkage dielectric films|
    KR101599953B1|2013-08-08|2016-03-04|제일모직 주식회사|Composition for forming silica based insulating layer, silica based insulating layer and method for manufacturing silica based insulating layer|
    US9922818B2|2014-06-16|2018-03-20|Versum Materials Us, Llc|Alkyl-alkoxysilacyclic compounds|
    JP2017014618A|2016-06-01|2017-01-19|アプライド マテリアルズ インコーポレイテッドＡｐｐｌｉｅｄ Ｍａｔｅｒｉａｌｓ，Ｉｎｃｏｒｐｏｒａｔｅｄ|Method for treating flexible substrate|
    JP6786307B2|2016-08-29|2020-11-18|株式会社ニューフレアテクノロジー|Vapor deposition method|
    US10821519B2|2017-06-23|2020-11-03|General Electric Company|Laser shock peening within an additive manufacturing process|
    US20180369912A1|2017-06-23|2018-12-27|General Electric Company|Chemical vapor deposition during additive manufacturing|
    US10821718B2|2017-06-23|2020-11-03|General Electric Company|Selective powder processing during powder bed additive manufacturing|
    US20190134663A1|2017-10-27|2019-05-09|Versum Materials Us, Llc|Silacyclic Compounds and Methods for Depositing Silicon-Containing Films Using Same|
    CN110952074A|2018-08-10|2020-04-03|弗萨姆材料美国有限责任公司|Silicon compound and method for depositing film using the same|
    法律状态:
    2006-09-27| FPAY| Fee payment|Year of fee payment: 4 |
    2010-09-22| FPAY| Fee payment|Year of fee payment: 8 |
    2014-11-21| REMI| Maintenance fee reminder mailed|
    2015-04-15| LAPS| Lapse for failure to pay maintenance fees|
    2015-05-11| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2015-06-02| FP| Expired due to failure to pay maintenance fee|Effective date: 20150415 |
    优先权:
    申请号 | 申请日 | 专利标题
    US09/330,709|US6204201B1|1999-06-11|1999-06-11|Method of processing films prior to chemical vapor deposition using electron beam processing|
    US09/729,004|US6548899B2|1999-06-11|2000-12-04|Method of processing films prior to chemical vapor deposition using electron beam processing|US09/729,004| US6548899B2|1999-06-11|2000-12-04|Method of processing films prior to chemical vapor deposition using electron beam processing|
    [返回顶部]