• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    Multiprocessor cratecontroller, containing control microprocessor with storage, each of them bi-directionally connected with the bus of the microprocessor. A data channel control processor is connected with a program storage, a multiplexer, an address register of the program storage, an interruptions handling processor, a data address register, a data register and the bus of the microprocessor. The program storage is connected with the bus of the microprocessor, with the register of stations, with the multiplexer, and with the data address register; the multiplexer is connected with the bus of the microprocessor and the address register of the program storage, which is connected also with the bus of the microprocessor. The register of stations is connected with a CAMAC bus as well as the interruptions handling processor. The data address register and the data register are connected with the bus of the microprocessor and the CAMAC bus as well.
    公开号:SU1072054A1
    申请号:SU807771019
    申请日:1980-01-10
    公开日:1984-02-07
    发明作者:Йорданов Антонов Любомир；Михайлов Тренев Александър；Маринов Ангелов Ангел；Димитров Янев Костадин
    申请人:База За Автоматизация На Научния Эксперимент (Инопредприятие)；
    IPC主号:
    专利说明:

    This invention relates to a microprocessor-based kraykontroller, which is used in. automation systems and the construction of scientific instruments.
    Known microprocessor crate-5 controller, which contains a microprocessor, program and operational memory, of sv. interconnected using interface lines containing the KAMAK system gate generator, U register CAMAC instructions, and the CAMAC type addressless instructions control unit with an AMAC system trunk. The data transfer between the CAMAC trunk and the memory controller 5 memory is organized with the aid of the LC 8-bit memory, where 1k is a 24-bit memory. This memory array is used by the microprocessor as 8-bit, and the 2P CAMAC system trunk exchanges 24-bit words.
    This solution provides a fast exchange of information between the modules and the microprocessor, but it is 5 which makes it difficult to process in real time due to the multiple lengthening of the acquisition time for one variable water / output. This is inefficient when using memory, since it does not always use 24-bit 0 word.
    A microprocessor-based crate controller is also known, which uses three 8 logic gates, with the help of which it exchanges helpers. In terms of clean time for performing I / O operations, this method is slower; but preferable because puts shi {eoskie opportunities for fast processing in real time.
    The disadvantages of the known CCPs are the big time of organizing one; cycle, fixed priorities of stations in the crate, interrupt request processing is carried out. programmatically, which additionally slows down the cycle; prog gram realization of specific modes, with the transfer of data blocks organized by software.
    The purpose of the invention is to create a multiprocessor rack controller 55 in the CAMAC system, where the individual processors have specialized functions that provide high speed. - /
    The goal is achieved by the creation of a multiprocessor kratekontroller containing a control microprocessor with a memory, each of which has two-way communication with the microprocessor 5
    This is where the data link control processor is associated with multiplexer program memory, address register addresses, page register, interrupt processor, address data register, and microprocessor backbone, for its part, the program memory is connected to the microprocessor backbone, the page register, with the multiplexer and with the address data register, and the multiplexer with the microprocessor backbone and the address register of program memory, which is connected by the microprocessor backbone, When in use, pages register is also connected to the backbone KAMA.K and interrupt processing processor, data address register and data register - with a microprocessor and magistralyuKAMAK backbone.
    The advantages of the multiprocessor crate controller are the implementation of an interchange of information between different CAMAC modules and the multiprocessor crate controller, which can be implemented using small additional means of the spectral analyzer, the requests for interrupts from the modules are set programmatically, and the priorities and the program of their service are dynamically changed.
      -.
    The drawing shows a block diagram
    multiprocess kraitskontroller. The multiprocessor crate controller consists of a control microprocessor 1 with memory 2, each of which is connected to a microprocessor bus 3 with two-way communication. The data channel control processor 4 is associated with program memory 5, a multiplexer 6, an address register 7, a register of 8 pages , processor 9 interrupt handling, register 10 data register. 11 data, microprocessor main 3, main line 12 of the CAMAC system, with program memory 5 connected to microprocessor main 3, register of 8 pages, multiplexer b and address data register 10, multiplexer b connected to microprocessor main 3 and address address register 7 Program memory , while the address register 7 of the program memory is connected to the microprocessor main 3; The 8-page register is also connected to the 12 CAMAC bus} interrupt handling processor 9, address data register 10 and register
    11data are connected to microprocessor trunk 3 and trunk
    12KAMAK.
    Control microprocessor 1 and memory 2 are full microcom
    权利要求:
    Claims (1)
    [1]
    MULTI-PROCESSOR CRATE CONTROLLER, which contains a microprocessor with memory, each of which has a two-way communication with. microprocessor line, characterized in that the processor 4
    the control of the data channel is connected to the program memory 5, to the multiplexer 6, to the addresses of the address register 7, to the register 8 pages, to the processor 9 of the interrupt processing, to the address register 10 of the data, to the data register 11 and to the microprocessor highway 3, the memory 5 is connected to the microprocessor line, with a register of 8 pages, with a multiplexer 6 and with an address data register 10, and the multiplexer 6 is connected to a microprocessor line and with an address register 7 of program memory, which is connected to the microprocessor hydrochloric manifold 3 and to the backbone 12 CAMAC, and an interrupt processing processor 9, an address register 10 and data register 11 and the data connected with the manifold 3 and the microprocessor 12 CAMAC backbone.
    m SU „„ 1072054 /
    类似技术:
    公开号 | 公开日 | 专利标题
    SU1420601A1|1988-08-30|Computing system
    US4318174A|1982-03-02|Multi-processor system employing job-swapping between different priority processors
    GB1271928A|1972-04-26|Data processing system
    CN103714026A|2014-04-09|Memorizer access method and device supporting original-address data exchange
    GB1444592A|1976-08-04|Memory arrnagmeents for data processing apparatus
    SU1072054A1|1984-02-07|Multiprocessor grate-controller
    EP0284364A3|1991-10-23|High speed computer system
    JPS57117059A|1982-07-21|Multiprocessor system
    JPS55108027A|1980-08-19|Processor system
    CA2287716A1|2000-04-30|Method of controlling cache memory in multiprocessor system and the multiprocessor system
    JPS5613576A|1981-02-09|Memory access control system
    SU1683039A1|1991-10-07|Device for data processing for multiprocessor system
    AU631713B2|1992-12-03|Memory management in a multi-processor system
    JPS603042A|1985-01-09|Memory device
    IT1172111B|1987-06-18|Multi processor system
    RU6925U1|1998-06-16|I / O CPU
    GB2099619A|1982-12-08|Data processing arrangements
    JPS54140841A|1979-11-01|Memory control system of multiprocessor system
    JPS603777A|1985-01-10|Divisional execution method of program
    JPH01154272A|1989-06-16|Multiprocessor device
    SU951315A1|1982-08-15|Device for interfacing processor with multi-unit memory
    JPS57113166A|1982-07-14|Data processor
    JPS592468A|1984-01-09|Communication system in multiprocessor system
    JPS5782266A|1982-05-22|Page memory control system
    JPS54136235A|1979-10-23|Memory control system
    同族专利:
    公开号 | 公开日
    US4503498A|1985-03-05|
    BG29103A1|1980-09-15|
    GB2039395A|1980-08-06|
    DD161126A3|1985-01-09|
    FR2446515B3|1981-11-20|
    DE3000872A1|1980-07-24|
    GB2039395B|1983-07-20|
    FR2446515A1|1980-08-08|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US4377000A|1980-05-05|1983-03-15|Westinghouse Electric Corp.|Automatic fault detection and recovery system which provides stability and continuity of operation in an industrial multiprocessor control|US4626985A|1982-12-30|1986-12-02|Thomson Components - Mostek Corporation|Single-chip microcomputer with internal time-multiplexed address/data/interrupt bus|
    US5010476A|1986-06-20|1991-04-23|International Business Machines Corporation|Time multiplexed system for tightly coupling pipelined processors to separate shared instruction and data storage units|
    US5371874A|1989-01-27|1994-12-06|Digital Equipment Corporation|Write-read/write-pass memory subsystem cycle|
    US5423008A|1992-08-03|1995-06-06|Silicon Graphics, Inc.|Apparatus and method for detecting the activities of a plurality of processors on a shared bus|
    JP3506582B2|1997-03-28|2004-03-15|沖電気工業株式会社|Electronic money system|
    法律状态:
    优先权:
    申请号 | 申请日 | 专利标题
    BG7942038A|BG29103A1|1979-01-11|1979-01-11|Multiprocessor cratecontroler|
    [返回顶部]