• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:

    公开号:NL2012389A
    申请号:NL2012389
    申请日:2014-03-10
    公开日:2014-09-16
    发明作者:Tae Sun Kim；Kyoung Mook Lim
    申请人:Samsung Electronics Co Ltd；
    IPC主号:
    专利说明:

    SEMICONDUCTOR DEVICE AND SEMICONDUCTOR PACKAGE
    PRIORITY STATEMENT
    [0001] This application claims priority to Korean Patent Application No. 10-2013-0027658, filed on March 15, 2013, the contents of which are hereby incorporated by reference in their entirety.
    BACKGROUND
    1. Technical Field
    [0002] The inventive concepts generally relate to 3D stacked semiconductor devices. More particularly, the inventive concepts relate to a semiconductor device in which a multi-channel interface type wide input/output memory device is stacked on a system-on-chip (SOC) and to a semiconductor multi-chip package including the same.
    2. Description of the Related Art
    [0003] Recently, a semiconductor device has been developed in which multi-channel interface type wide input/output memory devices have been stacked on a system-on-chip (SOC). The device is provided with through-silicon vias (TSVs) to facilitate the connection of the memory devices to the SOC.
    [0004] The number of wide input/output memory devices may be increased when the bandwidth of a memory of an SOC needs to be expanded or when a greater integration density is required. However, in those cases it would be considered necessary to expand the region in which the TSVs are provided. Accordingly, SOCs are separately designed for according to each specified bandwidth or integration density.
    SUMMARY
    [0005] According to an aspect of the inventive concept there is provided a semiconductor device in which one or more than one wide input/output memory devices having various densities and/or bandwidths can be/is stacked on a system-on-chip (SOC) having a TSV region of a predetermined size.
    [0006] To this end, according to an aspect of the inventive concept, there is provided a semiconductor device comprising a system-on-chip (SOC) having a plurality of input/output channels independent from each other; a plurality of memory controllers electrically connected to the input/output channels, respectively, a clock signal generator configured to provide a clock signal to the memory controllers, and a central processing unit (CPU) operatively connected to the clock signal generator and to the memory controllers so as to control an operation of the clock signal generator and operations of the memory controllers. And at least one wide input/output memory device stacked on the system-on-chip, and in which each wide input/output memory device has a substrate, a memory, and memory bumps disposed on a surface of the substrate and electrically connected to the at least one memory array, in which all of the channels of the system-on-chip are electrically connected to respective ones of the memory bumps of the at least one wide input/output memory device such that the at least one wide input/output memory device transmits/receives data to/from the system-on-chip via the memory bumps, in which the total number and layout of the memory bumps of each said at least one wide input/output memory devices are the same as the total number and layout of the SOC bumps of the SOC chip, in which the clock signal generator of the system-on-chip is operative to produce clock signals of various frequencies, and in which the central processing unit of the system-on-chip is configured to set the frequency of the clock signal generated by the clock signal generator in accordance with the number of wide input/output memory devices that are stacked on the system-on-chip.
    [0007] Also to this end, according to another aspect of the inventive concept, there is provided a semiconductor device comprising a system-on-chip (SOC) having a plurality of input/output channels independent from each other, andat least one wide input/output memory device stacked on the system-on-chip, and in which each wide input/output memory device has a substrate, a memory, and memory bumps disposed on a surface of the substrate and electrically connected to the at least one memory array, in which all of the channels of the system-on-chip are electrically connected to respective ones of the memory bumps of the at least one wide input/output memory device such that the at least one wide input/output memory device transmits/receives data to/from the system-on-chip via the memory bumps, in which the total number and layout of the memory bumps of each said at least one wide input/output memory devices are the same as the total number and layout of the SOC bumps of the SOC chip, and in which each wide input/output memory device further comprises control circuits electrically connected to the memory bumps thereof, respectively, to transmit/receive data to/from the memory bumps, respectively, and a controller configured operatively connected to the control circuits and configured to turn selected ones of the control circuits off based on the number of wide input/output memory devices stacked on the system-on-chip.
    [0008] According to another aspect of the inventive concepts, there is provided semiconductor device comprising a system-on-chip (SOC) having a plurality of input/output channels independent from each other and having terminal ends, and a plurality of wide input/output memory devices stacked side-by-side on the system-on-chip, and in which each of the wide input/output memory devices has a substrate, a memory, and memory bumps disposed on a surface of the substrate and electrically connected to the at least one memory array, in which some of the memory bumps of each of the wide input/output memory devices are electrically connected to a respective fraction of the channels of the system-on-chip at the terminals ends thereof, whereas others of the memory bumps of each of the wide input/output memory devices are not electrically connected to any of the channels of the system-on-chip and are electrically inactive in the semiconductor device, whereby each of the wide input/output memory devices transmits/receives data to/from the system-on-chip via only some of its memory bumps, and in which the total number and layout of the memory bumps of each of the wide input/output memory devices are the same as the total number and layout of the terminal ends of the input/output channels of the system-on-chip.
    BRIEF DESCRIPTION OF THE DRAWINGS
    [0009] The inventive concepts will be more clearly understood from the following detailed description of preferred embodiments made in conjunction with the accompanying drawings.
    [0010] FIG. 1 is a block diagram of a system-on-chip and the one or more wide input/output memory devices that may be integrated in a semiconductor device, according to the inventive concept.
    [0011] FIG. 2 is a block diagram of one semiconductor device that can be fabricated according to the inventive concept.
    [0012] FIG. 3 is a block diagram of another semiconductor device that can be fabricated according to the inventive concept.
    [0013] FIG. 4 is a sectional view of a semiconductor device according to the inventive concept, illustrating a connection between the system-on-chip and a wide input/output memory device as applies to either of the devices shown in FIGS. 2 and 3.
    [0014] FIG. 5 is a block diagram of one example of the system-on-chip of a semiconductor device according to the inventive concept.
    [0015] FIG. 6 is a block diagram of an example of a wide input/output memory device, one or two of which is provided in a semiconductor device according to an aspect of the inventive concept illustrated by FIGS. 2 and 3.
    [0016] FIG. 7 is a block diagram of another example of a wide input/output memory device, one or two of which is provided in a semiconductor device also according to the aspect of the inventive concept illustrated by FIGS. 2 and 3.
    [0017] FIG. 8 is a sectional view of an embodiment a semiconductor package according to the inventive concept.
    [0018] FIG. 9 is a block diagram of a mobile system employing a semiconductor package according to the inventive concept.
    DETAILED DESCRIPTION OF THE EMBODIMENTS
    [0019] Various embodiments and examples of embodiments of the inventive concept will be described more fully hereinafter with reference to the accompanying drawings. In the drawings, the sizes and relative sizes and shapes of elements, layers and regions, such as implanted regions, shown in section may be exaggerated for clarity. In particular, the cross-sectional illustrations of the semiconductor devices and intermediate structures fabricated during the course of their manufacture are schematic. Also, like numerals are used to designate like elements throughout the drawings.
    [0020] Other terminology used herein for the purpose of describing particular examples or embodiments of the inventive concept is to be taken in context. For example, the terms "comprises" or "comprising" when used in this specification specifies the presence of stated features but does not preclude the presence or additional features. Furthermore, the term “connected” will most often be referring to an electrical connection as the context will make clear, although at times the term “connected” may additionally refer to a physical connection. Also, unless as otherwise specified in the written description and/or drawings, such connections may be direct or indirect.
    [0021] Basic components of a semiconductor device according to the inventive concept will now be described in detail with reference to FIG. 1. The semiconductor device 10 includes a system-on-chip (SOC) 100 and at least one wide input/output memory device 200.
    [0022] The system-on-chip 100 includes a plurality of SOC bump groups 110a to 110d which provide input/output channels that are independent from each other. Each of the SOC bump groups 110a to 110d may include a plurality of SOC bumps.
    [0023] The wide input/output memory device 200 includes a plurality of memory cell arrays. Furthermore, the wide input/output memory device 200 includes a plurality of memory bump groups 210a to 21 Od which are connected to the plurality of memory cell arrays and provide input/output channels which are independent from each other. Each of the memory bump groups 210a to 21 Od may include a plurality of memory bumps. In the example shown in FIG. 1, the system-on-chip 100 includes first to fourth SOC bump groups 110a to 110d which provide first to fourth input/output channels independent from each other. The total number and layout of the memory bumps of the wide input/output memory device 200 are the same as the total number and layout of the SOC bumps of the system-on-chip 100.
    [0024] According to one aspect of the inventive concept, the memory bump groups 210 to 21 Od of the memory devices 200 and the SOC bump groups 110a to 110d of the system-on-chip 10 are numbered and configured such that more than one or just one of the wide input/output memory devices 200 can stacked on the system-on-chip 100 and transmits/receive data to/from the system-on-chip 100 through the plurality of SOC bump groups 110a to 110d. For example, using the above-described components, a first semiconductor device can be fabricated in which one wide input/output memory device 200 is connected to all of the SOC bump groups 110a to 110d to transmit/receive data to/from the system-on-chip 100. Alternatively, a second semiconductor device can be fabricated in which two wide input/output memory devices 200 are connected to all of the SOC bump groups 110a to 110d such that each of the memory devices can independently transmit/receive data to/from the system-on-chip 100.
    [0025] In either case, however, the system-on-chip 100 can conduct data communications at a high speed because the system-on-chip 100 transmits/receives data to/from at least one wide input/output memory device 200 disposed above the system-on-chip 100 through a plurality of channels which are independent from each other and provided by the SOC bump groups 110a to 110d.
    [0026] FIG. 2 illustrates a semiconductor device 10a of the above-mentioned type in which only one memory device 200 is stacked on and connected to the system-on-chip 100.
    [0027] Referring to FIG. 2, in this embodiment of a semiconductor device 10a, the first to fourth memory bump groups 210a to 21 Od are connected to the first to fourth SOC bump groups 110a to 110d of the system-on-chip 100, respectively. Thus, the system-on-chip 100 is connected to the wide input/output memory device 200 through a 4-channel interface.
    [0028] FIG. 3 illustrates a semiconductor device 10b of the above-mentioned type in which two of the memory devices 200-1 and 200-2 are stacked side-by-side on and are connected to the system-on-chip 100 independently of each other.
    [0029] More specifically, in this embodiment of a semiconductor device 10b, two of the memory bump groups 210c and 21 Od (i.e., half of the memory bump groups) of the first wide input/output memory device 200-1 are connected to two 110a and 110b of the SOC bump groups (i.e., one half of the SOC bump groups) of the system-on-chip 100, respectively. Also, two of the memory bump groups 210a and 210b (i.e., half of the memory bump groups) of the second wide input/output memory device 200-2 are connected to the other two 110c and 110d of the SOC bump groups (i.e., the other half of the SOC bump groups) of the system-on-chip 100. Thus, the system-on-chip 100 is connected to each of the two wide input/output memory devices 200-1 and 200-2 through a respective 2-channel interface.
    [0030] As is clear from the description above, the total density of the device 10b in which the wide input/output memory devices 200-1 and 200-2 are connected to the system-on-chip 100 is twice that of the device 10a in which just one wide input/output memory device 200 is connected to the system-on-chip 100.
    [0031] An example of the connections between (the circuits of) a system-on-chip and (the memory arrays of) a wide input/output memory device is illustrated in FIG. 4. These connections may be employed in either of the devices 10a and 10b described above with reference to FIGS. 2 and 3.
    [0032] The connections comprise through-silicon vias (TSVs) 120 extending through the body of (e.g., a substrate of) the system-on-chip 100. Respective ones of the TSVs 120 are connected to the SOC bumps 110, respectively.
    [0033] Also, as shown in FIG. 4, a wide input/output memory device 200 may be stacked on the system-on-chip 100 through a flip-chip bonding scheme. That is, in this scheme, the memory bumps 210 of the wide input/output memory device 200 are directly connected to the TSVs 120 in electrically connecting the wide input/output memory device 200 to the system-on-chip 100.
    [0034] FIG. 5 illustrates one example of the system-on-chip that may be employed by both of the semiconductor devices of FIGS. 2 and 3.
    [0035] Referring to FIG. 5, in addition to the first to fourth SOC bump groups 110a to 110d, the system-on-chip 100 of this example includes first to fourth memory controllers 120a to 120d, a clock signal generator 130 and a central processing unit (CPU) 140.
    [0036] As has already been mentioned above, the first to fourth SOC bump groups 110a to 110d provide first to fourth input/output channels which are independent from each other.
    [0037] The CPU 140 controls an operation of the clock signal generator 130 using a first control signal CON1 and controls operations of the first to fourth memory controllers 120a to 120d using a second control signal CON2.
    [0038] The clock signal generator 130 provides a clock signal CLK to the first to fourth memory controllers 120a to 120d. The clock signal CLK generated from the clock signal generator 130 may have the same frequency as an operation frequency of a wide input/output memory device stacked on the system-on-chip 100. The clock signal generator 130 may determine the frequency of the clock signal CLK based on the first control signal CON1.
    [0039] The first to fourth memory controllers 120a to 120d are connected to the first to fourth SOC bump groups 110a to 110d, respectively. Each of the first to fourth memory controllers 120a to 120d can independently conduct data communications with the wide input/output memory device 200 stacked on the system-on-chip 100 through each of the first to fourth SOC bump groups 110a to 110d in synchronization with the clock signal CLK provided by the clock signal generator 130. The first to fourth memory controllers 120a to 120d may determine an operation protocol based on the second control signal CON2. For example, the first to fourth memory controllers 120a to 120d may be operated through an SDR (Single Data Rate) scheme or a DDR (Double Data Rate) scheme based on the second control signal CON2.
    [0040] The CPU 140 may generate the first and second control signals CON1 and CON2 based on a setting value SV received from an external device. The setting value SV may indicate whether the semiconductor device 10 has just one of the memory devices as in the case of the device of FIG. 2 or more than one memory device as in the case of the device of FIG. 3.
    [0041] FIGS. 6 and 7 are block diagrams of different examples of a wide input/output memory device 200a and 200b that may be employed in the semiconductor device of FIG. 2 or in multiple in the semiconductor device of FIG. 3.
    [0042] Referring to FIGS. 6 and 7, in addition to the first to fourth memory bump groups 210a to 21 Od, both examples of the wide input/output memory device 200a and 200b include first to fourth control circuits 220a to 220d, a controller 230 and first to fourth memory cell array blocks 240a to 240d. Again, as has been mentioned above, the first to fourth memory bump groups 210a to 21 Od provide first to fourth input/output channels which are independent from each other.
    [0043] The first to fourth memory cell array blocks 240a to 240d each include at least one memory cell array, respectively. In the example shown in FIG. 6, each of the first to fourth memory cell array blocks 240a to 240d includes two memory cell arrays for a total of eight memory cell arrays 241 to 248. In the example shown in FIG. 7, each of the first to fourth memory cell array blocks 240a to 240d includes one memory cell array 241, 243, 245 or 247. The wide input/output memory device 200b illustrated in FIG. 7 is identical to the wide input/output memory device 200a illustrated in FIG. 6 except for the number of memory cell arrays constituting each of the first to fourth memory cell array blocks 240a to 240d. Therefore, only the remainder of the wide input/output memory device 200a illustrated in FIG. 6 will be described in detail, for the sake of brevity.
    [0044] The controller 230 may control the operations of the first to fourth control circuits 220a to 220d. For example, the controller 230 may provide a clock signal to the first to fourth control circuits 220a to 220d to establish the operating protocol of the first to fourth control circuits 220a to 220d.
    [0045] The first to fourth control circuits 220a to 220d are connected to the first to fourth memory bump groups 210a to 21 Od, respectively, and thus may independently conduct data communications with the system-on-chip 100 through the first to fourth memory bump groups 210a to 21 Od, respectively.
    [0046] The memory cell arrays 241,242, 245 and 246 of the first and third memory cell array blocks 240a and 240c are commonly connected to the first and third control circuits 220a and 220c, and the memory cell arrays 243, 244, 247 and 248 of the second and fourth memory cell array blocks 240b and 240d are commonly connected to the second and fourth control circuits 220b and 220d.
    [0047] In the case in which just one of the wide input/output memory devices 200a is stacked on the system-on-chip 100 (FIG. 2), the first to fourth memory bump groups 210a to 21 Od of the wide input/output memory device 200 are connected to the first to fourth SOC bump groups 110a to 110d of the system-on-chip 100, respectively. Thus, the controller 230 turns on all of the first to fourth circuits 220a to 220d so that the one wide input/output memory device 200 may conduct 4-channel data communications. That is, the first control circuit 220a may facilitate data communications between the memory cell arrays 241 and 242 of the first memory cell array block 240a and the system-on-chip 100 through the first memory bump group 210a. The second control circuit 220b may facilitate data communications between the memory cell arrays 243 and 244 of the second memory cell array block 240b and the system-on-chip 100 through the second memory bump group 210b. The third control circuit 220c facilitates data communications between the memory cell arrays 245 and 246 of the third memory cell array block 240c and the system-on-chip 100 through the third memory bump group 210c. And, the fourth control circuit 220d facilitates data communications between the memory cell arrays 247 and 248 of the fourth memory cell array block 240d and the system-on-chip 100 through the fourth memory bump group 21 Od.
    [0048] On the other hand, in the case in which two of the wide input/output memory devices 200a are stacked on the system-on-chip 100 (FIG. 3), two of the memory bump groups 210a to 21 Od of each wide input/output memory device 200a are connected to a respective pair of the SOC bump groups 110a to 110d of the system-on-chip 100, respectively. In this case, the controller 230 turns on the first and second circuits 220a and 220b and turns off the third and fourth circuits 220c and 220d, so that each wide input/output memory device 200 may conduct 2-channel data communications. That is, on the one hand, the first control circuit 220a may facilitate the data communications between the memory cell arrays 241,242, 245 and 246 of the first and third memory cell array blocks 240a and 240c and the system-on-chip 100 through the first memory bump group 210a. On the other hand, the second control circuit 220b may facilitate the data communications between the memory cell arrays 243, 244, 247 and 248 of the second and fourth memory cell array block 240b and 240d and the system-on-chip 100 through the second memory bump group 210b.
    [0049] To summarize, as shown in and described above with reference to FIG. 2, the semiconductor device 10a is configured by stacking one wide input/output memory device 200 on the system-on-chip 100 and the wide input/output memory device 200 may conduct data communications with the system-on-chip 100 using four channels. Meanwhile, as shown in and described with reference to FIG. 3, using the same type of system-on-chip 100 and a plurality of identical wide input/output memory devices, the semiconductor device 10b is configured by stacking two wide input/output memory devices 200-1 and 200-2 on the system-on-chip 100 and each of the two wide input/output memory devices 200-1 and 200-2 may conduct data communications with the system-on-chip 100 using two channels. Thus, the bandwidth between the system-on-chip 100 and the wide input/output memory device 200 is the same in both instances, but the density of the latter semiconductor device (FIG. 3) is twice that of the former (FIG. 2). Therefore, according to an aspect of the inventive concept, semiconductor devices including the same type of system-on-chip and various densities of wide input/output memory devices may be provided, i.e., it is not necessary to fabricate different types of system-on-chips designed according to the density of the wide input/output memory devices to be stacked thereon.
    [0050] Rather, according to one embodiment of the inventive concept, the controller 230 of the wide input/output memory device 200 provides a clock signal having a first frequency to the first to fourth control circuits 220a to 220d, to provide an operational semiconductor device 10a of the type shown in and described with reference to FIG. 2. On the other hand, the controller 230 of each of two wide input/output memory devices 200-1 and 200-2 turns off their third and fourth control circuits 220c and 220d and provides a clock signal having a second frequency twice as high as the first frequency to the first and second control circuits 220a and 220b, to provide an operational semiconductor device 10b of the type shown in and described with reference to FIG. 3.
    [0051] Also, in this embodiment, the clock signal generator 130 of the system-on-chip 100 may provide the clock signal CLK having the first frequency to the first to fourth memory controllers 120a to 120d based on the first control signal CON1 to provide an operational semiconductor device 10a of the type shown in and described with reference to FIG. 2. On the other hand, the clock signal generator 130 of the system-on-chip 100 may provide the clock signal CLK having the second frequency (twice that of the first frequency) to the first to fourth memory controllers 120a to 120d to provide an operational semiconductor device 10b of the type shown in and described with reference to FIG. 3.
    [0052] In either case, therefore, the first to fourth memory controllers 120a to 120d of the system-on-chip 100 and the first to fourth control circuits 220a to 220d of the wide input/output memory device 200 are operated in synchronization with the clock signal.
    [0053] In another embodiment, the controller 230 of the wide input/output memory device 200 controls the first to fourth control circuits 220a to 220d through an SDR (Single Date Rate) scheme to provide an operational semiconductor device 10a of the type shown in and described with reference to FIG. 2. On the other hand, the controller 230 of each of two wide input/output memory devices 200-1 and 200-2 turns off their third and fourth control circuits 220c and 220d and controls the first and second circuits 220a and 220b through a DDR (Double Data Rate) scheme to provide an operational semiconductor device 10b of the type shown in and described with reference to FIG. 3.
    [0054] In this case, the first to fourth memory controllers 120a to 120d of the system-on-chip 100 are operated in the SDR scheme based on the second control signal CON2 to provide an operational semiconductor device 10a of the type shown in and described with reference to FIG. 2, and are operated in the DDR scheme based on the second control signal CON2 to provide an operational semiconductor device 10b of the type shown in and described with reference to FIG. 3.
    [0055] Thus, the first to fourth memory controllers 120a to 120d of the system-on-chip 100 and the first to fourth control circuits 220a to 220d of the wide input/output memory device 200 may transmit/receive data through the SDR scheme to provide an operational semiconductor device 10a of the type shown in and described with reference to FIG. 2, and may transmit/receive data through the DDR scheme to provide an operational semiconductor device 10b of the type shown in and described with reference to FIG. 3.
    [0056] In either of the two embodiments described above, one or two wide input/output memory device can be stacked on the same system-on-chip to selectively provide semiconductor devices of different memory densities, and different bandwidths for their system-on-chip. Thus, there is no need to fabricate different types of system-on-chips, i.e., system-on-chips designed differently according to the density and bandwidth of the final device.
    [0057] FIG. 8 illustrates an example a semiconductor package according to the inventive concept.
    [0058] Referring to FIG. 8, the semiconductor package 20 includes a base substrate 300, a system-on-chip 100 stacked on the base substrate 300 and at least one wide input/output memory device 200 stacked on the system-on-chip 100.
    [0059] The base substrate 300 may be a printed circuit board (PCB). The system-on-chip 100 may include an application processor.
    [0060] The system-on-chip 100 includes a plurality of SOC bump groups, which provide input/output channels independent from each other. Each of the SOC bump groups may include a plurality of SOC bumps 110. The system-on-chip 100 is electrically connected to the base substrate 300 through the SOC bumps 110.
    [0061] The at least one wide input/output memory device 200 includes a plurality of memory bump groups, which provide input/output channels independent from each other. Each of the memory bump groups may include a plurality of memory bumps 210. The at least one wide input/output memory device 200 is electrically connected to the system-on-chip 100 through the memory bumps 210. The at least one wide input/output memory device 200 transmits/receives data to/from the system-on-chip 100 through the SOC bumps 110 of the system-on-chip 100.
    [0062] In one form of the package, one wide input/output memory device 200 is connected to all of the SOC bump groups to transmit/receive data to/from the system-on-chip 100. In another form of the package, two wide input/output memory devices 200 are connected to first and second halves of the SOC bump groups, respectively, to transmit/receive data to/from the system-on-chip 100.
    [0063] The circuits of the system-on-chip 100 are connected to the plurality of SOC bumps 110 by through-silicon vias (TSV) 120 extending through the substrate of the system-on-chip 100. The memory bumps 210 are connected to the TSVs 120 so that at least one wide input/output memory device 200 is electrically connected to the system-on-chip 100. In this case, an interface load resistance between the base substrate 300 and the wide input/output memory device(s) 200 may be reduced so that smooth signal transmission may be realized.
    [0064] In the package 20, the system-on-chip 100 and at least one wide input/output memory device 200 may be constituted by any of the semiconductor devices described above with reference to FIGS. 1 to 7.
    [0065] After stacking the system-on-chip 100 and the at least one wide input/output memory device 200 on the base substrate 300, a top surface of the resulting structure may be coated with resin. That is, the package 20 may have a resin encapsulant 310 encapsulating the system-on-chip 100 and the at least one wide input/output memory device 200 on the base substrate 300. External bumps 320 for facilitating an electrical connection with an external device may be disposed on a bottom surface of the base substrate 300 (and connected to the the SOC bumps 110 by wiring such as a redistribution layer and conductive vias (not shown)).
    [0066] Also, as shown in FIG. 8, the semiconductor package 20 employs a flip-chip packaging technique. In the flip-chip packaging technique, the memory bumps 210 on a surface of the wide input/output memory device(s) 200 serve as electrodes, and the SOC bumps 110 of the system-on-chip 100 are disposed at positions corresponding to those of the memory bumps 210, so that wires are not used to connecting the wide input/output memory device(s) 200 to the system-on-chip 100.
    [0067] FIG. 9 illustrates an example of a mobile system 400 including a semiconductor package 410 according to the inventive concept (e.g., of the type shown in and described with reference to FIG. 8).
    Thus, the semiconductor package 410 includes a system-on-chip SOC 420 and at least one wide input/output device 430. The mobile system 400 also includes a connectivity unit 440, a user interface 450, a nonvolatile memory device NVM 460 and a power supply 470. The mobile system 400 may be embodied as a mobile phone such as a smart phone, a personal digital assistant (PDA), a portable multimedia player (PMP), a digital camera, a music player, a portable game console, a navigation system, or the like.
    [0068] The system-on-chip 420 of the mobile system 400 includes an application processor that may execute applications such as a web browser, a video game, a video player or the like. To these ends, the application processor may include a single core or multiple cores. For example, the application processor may be a multi-core processor, such as a dual-core processor, a quad-core processor, or a hexa-core processor. The application processor may also include an internal or external memory cache.
    [0069] The connectivity unit 440 may facilitate wired or wireless communications with an external device. For example, the connectivity unit 440 may facilitate an Ethernet communication, near field communication (NFC), radio frequency identification (RFID) communication, mobile telecommunication, memory card communication, or universal serial bus (USB) communication. Furthermore, the connectivity unit 440 may include a baseband chipset that supports communications, such as a global system for mobile communications (GSM), a general packet radio service (GPRS), a wideband code division multiple access (WCDMA), or a high speed downlink/uplink packet access (HSxPA).
    [0070] The nonvolatile memory device 460 may store data for booting the mobile system 400. To this and/or other ends, the nonvolatile memory device 460 may be an electrically erasable programmable read-only memory (EEPROM), a flash memory, a phase change random access memory (PRAM), a resistance random access memory (RRAM), a nano floating gate memory (NFGM), a polymer random access memory (PoRAM), a magnetic random access memory (MRAM), or a ferroelectric random access memory (FRAM).
    [0071] The user interface 450 may include at least one input device such as a keypad or a touch screen, and at least one output device such as a speaker or a display device. The power supply 470 supplies a power supply voltage to the mobile system 400.
    [0072] The mobile system 400 may also include other peripherals such as an image processor and/or a storage device such as a memory card, a solid state drive (SSD), a hard disk drive (HDD) or a CD-ROM.
    [0073] Also, the mobile system 400 and/or select components of the mobile system 400 may be integrated in the form of a package such as a package on package (PoP), ball grid arrays (BGA), chip scale package (CSP), plastic leaded chip carrier (PLCC), plastic dual in-line package (PDIP), die in waffle pack, die in wafer form, chip on board (COB), ceramic dual in-line package (CERDIP), plastic metric quad flat pack (MQFP), thin quad flat pack (TQFP), small outline IC (SOIC), shrink small outline package (SSOP), thin small outline package (TSOP), system in package (SIP), multi chip package (MCP), wafer-level fabricated package (WFP), or wafer-level processed stack package (WSP).
    [0074] Finally, embodiments of the inventive concept and examples thereof have been described above in detail. The inventive concept may, however, be embodied in many different forms and should not be construed as being limited to the embodiments described above. Rather, these embodiments were described so that this disclosure is thorough and complete, and fully conveys the inventive concept to thoseskilled in the art. Thus, the scope of the inventive concept is not limited by the embodiment and examples described above but by the following claims.
    权利要求:
    Claims (10)
    [1]
    A semiconductor device comprising: a system-on-chip (SOC) with a plurality of input / output channels independent of each other and with connection ends; and a plurality of wide input / output memory devices stacked side by side on the system-on-chip, each of the wide input / output memory devices having a substrate, a memory, and memory bubble groups, each of which has a plurality of memory bubbles located on a surface of the substrate and electrically connected to at least one memory array, with any of the memory bubble groups of each of the wide input / output memory devices being electrically connected to a respective fraction of the system-on-chip channels at the terminal ends thereof, wherein other of the memory bubble groups of each of the wide input / output memory devices are not electrically connected to one or more of the system-on-chip channels and are electrically inactive in the semiconductor device, whereby each of the wide input / output memory devices sends / receives data from the system-on-chip via only some of the memory bubble groups thereof, and the total number and layout of the memory bubbles of each of the wide input / output memory devices are the same as the total number and layout of the connection ends of the input / output channels of the system-on-chip.
    [2]
    The semiconductor device according to claim 1, wherein the memory of each of the wide input / output memory devices comprises a plurality of memory cell arrays, and the memory bubble groups are connected to the respective memory cell arrays for providing input / output channels independently of each other.
    [3]
    The semiconductor device according to claim 2, wherein the system-on-chip comprises a SOC chip substrate and four SOC lump groups, each of which has a plurality of SOC lumps located on a surface of the SOC chip substrate and electrically connected to a processing unit, and wherein the four SOC bubble groups provide four input / output channels independently of each other, the semiconductor device having two of said wide input / output memory devices stacked side by side on the system-on-chip, and each of the wide input / output memory devices has four memory bubble groups, only two of which are electrically connected to a respective pair of the system-on-chip input / output channels.
    [4]
    The semiconductor device according to claim 3, wherein each of the wide input / output memory devices further comprises: four control circuits electrically connected to the respective memory bump groups for sending / receiving data to / from the respective memory bump groups; and a controller configured to control operations of the control circuitry, wherein each of the wide input / output memory devices has four memory cell matrix blocks, each of which comprises at least one of the memory cell arrays, and wherein the memory cell arrays of first and third of the memory cell ma matrix blocks are jointly electrically connected to first and third of the control circuits, and the memory cell arrays of second and fourth of the memory cell matrix blocks are jointly electrically connected to second and fourth of the control circuits.
    [5]
    The semiconductor device according to claim 4, wherein the third and fourth control circuits are disabled, the first control circuit performs data communications between the first and third memory cell matrix blocks and the system-on-chip via the first memory bubble group, and the second control circuit performs data communications between the second and fourth memory cell matrix blocks and the system-on-chip via the second memory bubble group, and wherein the system-on-chip has a clock signal generator operable to produce clock signals of different frequencies, and the wide input / output memory devices are both operated in synchronization with clock signals of the same frequency that are generated by the clock signal generator.
    [6]
    The semiconductor device according to claim 5, wherein the wide input / output memory devices are operated via a double data rate (DDR) scheme.
    [7]
    The semiconductor device according to claim 1, wherein the system-on-chip comprises: a chip substrate, and a plurality of SOC bump groups each of which has a plurality of SOC bumps located on a surface of the chip substrate, the SOC bump groups the respective channels of the system-on-chip; by-silicon paths connected to the SOC bumps and electrically connected to the wide input / output memory devices; a plurality of memory controllers electrically connected to the respective SOC bubble groups; a clock signal generator configured to provide a clock signal to the memory controllers; and a central processing unit (CPU) configured to control an operation of the clock signal generator with a first control signal and control operations of the memory controllers using a second control signal.
    [8]
    The semiconductor device according to claim 7, wherein the clock signal generator is operable to generate a clock signal with a first frequency based on the first control signal in a first mode, and to generate a clock signal with a second frequency twice that of the first frequency based on the first control signal in a second mode.
    [9]
    The semiconductor device according to claim 7, wherein the memory controllers can be operated via a single data rate (SDR) scheme in a first mode and via a double data rate (DDR) scheme in a second mode, based on the second control signal.
    [10]
    The semiconductor package comprising the semiconductor device of claim 1, and further comprising a base substrate, and wherein the system-on-chip is stacked on the base substrate, and the system-on-chip a SOC substrate, a plurality of SOC bubble groups, each of which has a plurality of SOC bumps located on a surface of the SOC substrate, and includes through-silicon paths extending through the SOC substrate and electrically connected to the SOC bumps, the SOC bumps and through paths form the system-on-chip input / output channels, and the base substrate is electrically connected to the system-on-chip at the SOC bumps.
    类似技术:
    公开号 | 公开日 | 专利标题
    CN103946980B|2017-06-20|Allow the cellar of the change in device interconnecting
    US9245871B2|2016-01-26|Vertically stackable dies having chip identifier structures
    CN105633063B|2021-02-05|Semiconductor package
    US8492905B2|2013-07-23|Vertically stackable dies having chip identifier structures
    US20190304953A1|2019-10-03|Stacked memory with interface providing offset interconnects
    US9478502B2|2016-10-25|Device identification assignment and total device number detection
    US10096577B2|2018-10-09|Semiconductor memory package including stacked layers and memory device and semiconductor memory system having the same
    NL2012389B1|2016-07-15|Semiconductor device and semiconductor package.
    US10985106B2|2021-04-20|Stack packages including bridge dies
    TW201946234A|2019-12-01|Stack packages including through mold vias
    US9391048B2|2016-07-12|Semiconductor package
    US10553567B2|2020-02-04|Chip stack packages
    US20190333899A1|2019-10-31|Stack packages including through mold via structures
    US8456881B2|2013-06-04|Stacked memory and devices including the same
    US8380904B2|2013-02-19|Interconnect coupled to master device via at least two different bidirectional connections
    同族专利:
    公开号 | 公开日
    JP2014182794A|2014-09-29|
    KR20140112944A|2014-09-24|
    CN104051410A|2014-09-17|
    TW201436165A|2014-09-16|
    US9275688B2|2016-03-01|
    KR102029682B1|2019-10-08|
    TWI606569B|2017-11-21|
    IN2014DE00712A|2015-06-19|
    DE102014103186B4|2021-05-27|
    CN104051410B|2018-05-01|
    NL2012389B1|2016-07-15|
    DE102014103186A1|2014-09-18|
    US20140268979A1|2014-09-18|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US5223454A|1988-01-29|1993-06-29|Hitachi, Ltd.|Method of manufacturing semiconductor integrated circuit device|
    US6809421B1|1996-12-02|2004-10-26|Kabushiki Kaisha Toshiba|Multichip semiconductor device, chip therefor and method of formation thereof|
    US6724084B1|1999-02-08|2004-04-20|Rohm Co., Ltd.|Semiconductor chip and production thereof, and semiconductor device having semiconductor chip bonded to solid device|
    US20060067157A1|2004-09-30|2006-03-30|Hermann Ruckerbauer|Memory system with two clock lines and a memory device|
    US20120153433A1|2010-12-21|2012-06-21|Taiwan Semiconductor Manufacturing Company, Ltd.|Tuning the Efficiency in the Transmission of Radio-Frequency Signals Using Micro-Bumps|
    US20120170345A1|2011-01-04|2012-07-05|Choi Jang Seok|Stacked semiconductor device and method of manufacturing the same|
    US20120256311A1|2011-04-11|2012-10-11|Hitachi, Ltd.|Semiconductor device and method of manufacturing the same|
    EP1830363A4|2004-12-24|2008-10-08|Spansion Llc|Synchronization type storage device and control method thereof|
    JP4910512B2|2006-06-30|2012-04-04|富士通セミコンダクター株式会社|Semiconductor device and manufacturing method of semiconductor device|
    US8059443B2|2007-10-23|2011-11-15|Hewlett-Packard Development Company, L.P.|Three-dimensional memory module architectures|
    US20100140750A1|2008-12-10|2010-06-10|Qualcomm Incorporated|Parallel Plane Memory and Processor Coupling in a 3-D Micro-Architectural System|
    US20100174858A1|2009-01-05|2010-07-08|Taiwan Semiconductor Manufacturing Co., Ltd.|Extra high bandwidth memory die stack|
    US8207754B2|2009-02-24|2012-06-26|Stmicroelectronics International N.V.|Architecture for efficient usage of IO|
    US8174876B2|2009-06-19|2012-05-08|Hynix Semiconductor Inc.|Fusion memory device embodied with phase change memory devices having different resistance distributions and data processing system using the same|
    US8227904B2|2009-06-24|2012-07-24|Intel Corporation|Multi-chip package and method of providing die-to-die interconnects in same|
    US8698321B2|2009-10-07|2014-04-15|Qualcomm Incorporated|Vertically stackable dies having chip identifier structures|
    US8612809B2|2009-12-31|2013-12-17|Intel Corporation|Systems, methods, and apparatuses for stacked memory|
    US8796863B2|2010-02-09|2014-08-05|Samsung Electronics Co., Ltd.|Semiconductor memory devices and semiconductor packages|
    KR20110099384A|2010-03-02|2011-09-08|삼성전자주식회사|Semiconductor memory device for wide input-output and semiconductor package including the same|
    US9123552B2|2010-03-30|2015-09-01|Micron Technology, Inc.|Apparatuses enabling concurrent communication between an interface die and a plurality of dice stacks, interleaved conductive paths in stacked devices, and methods for forming and operating the same|
    KR101728067B1|2010-09-03|2017-04-18|삼성전자 주식회사|Semiconductor memory device|
    KR20120068216A|2010-12-17|2012-06-27|에스케이하이닉스 주식회사|Semiconductor integrated circuit|
    US8564111B2|2011-01-27|2013-10-22|Siano Mobile Silicon Ltd.|Stacked digital/RF system-on-chip with integral isolation layer|
    KR20120098096A|2011-02-28|2012-09-05|에스케이하이닉스 주식회사|Semiconductor integrated circuit|
    CN102891114B|2012-10-24|2015-01-28|上海新储集成电路有限公司|Manufacturing method of chips of up-and-down stacked system-on-chip|TWI561960B|2015-11-05|2016-12-11|Sunplus Technology Co Ltd|Clock providing system|
    KR20170056071A|2015-11-12|2017-05-23|삼성전자주식회사|Semiconductor package|
    DE102016011750A1|2016-09-29|2018-03-29|Ceramtec-Etec Gmbh|Disk made of ceramic|
    法律状态:
    优先权:
    申请号 | 申请日 | 专利标题
    KR20130027658|2013-03-15|
    KR1020130027658A|KR102029682B1|2013-03-15|2013-03-15|Semiconductor device and semiconductor package|
    [返回顶部]